



MB185Y IDTV SERVICE MANUAL

Table of Contents

1. INTRODUCTION	1
A. GENERAL BLOCK DIAGRAM	2
B. SSB LAYOUT.....	3
2. T/T2/C/A TUNER (U107).....	4
3. S/S2 TUNER (U114) OPTIONAL.....	6
4. AUDIO AMPLIFIERS STAGES	8
A. MAIN AMPLIFIER (U118) (8W/10W/12W options).....	8
B. SUBWOOFER AMPLIFIER (U1).....	11
A. DMP3056LDM -4.3A/-30V (Q5)	16
B. DMG6402LDM 4.2A/30V (Q4)	17
C. TPS563201 (U102, U105, U106)	19
D. TPS563200 (U113)	22
E. MP8774GQ-Z (U122)	25
F. LM1117 (U120).	28
6. MICROCONTROLLER.....	32
A. MEDIATEK G31 (U108).....	32
B. MEDIATEK G32 (U108).....	39
7. EMMC.....	47
A. SAMSUNG EMMC 8GB KLM8G1GETF-B041 BGA153 (U103).....	47
B. SAMSUNG EMMC 16GB KLMAG1JETDB041 FBGA153 (U103).....	48
8. USB INTERFACE	49
USB POWER SWITCH ADJ SAFE JW7111SOTB SOT23-6 (U115-U116).....	49
9. CI INTERFACE.....	54
10. SOFTWARE UPDATE	55
MAIN SOFTWARE UPDATE	55
11. TROUBLESHOOTING	55
A. NO BACKLIGHT PROBLEM	55
B. CI MODULE PROBLEM.....	57
C. IR PROBLEM.....	59
D. KEYPAD TOUCHPAD PROBLEMS	60
E. USB PROBLEMS.....	60
F. NO SOUND PROBLEM	60
G. STANDBY ON/OFF PROBLEM	62
H. NO SIGNAL PROBLEM IN DVB-S/S2 MODE	62
i. NO SIGNAL PROBLEM IN DVB-T MODE.....	63
12. SERVICE MENU SETTINGS	64

IMPORTANT

Before removing the rear cover from the TV for servicing, make sure that no cables are fixated to the cover. Release the cables from their clamps and disconnect (if any). Failure to do so may damage the wires and/or other components of the TV.

1. INTRODUCTION

17 MB185Y main board is driven by MTK SOC. This IC is a single chip iDTV solution that supports channel decoding, MPEG decoding, and media-center functionality enabled by a high performance AV CODEC and CPU.

This board can be driven 50Hz UHD panels.


Key features include:

- Combo Front-End Demodulator
- A multi standart A/V format decoder
- The MACEpro video processor
- Home theatre sound processor
- Rich internet connectivity and completed digital home network solution
- Dual-stream decoder for 3D contents
- Multi-purpose CPU for OS and multimedia
- Peripheral and power management
- Embedded DRAM (for connected option)

Supported peripherals are:


- 1 RF input VHF I, VHF III, UHF
- 1 Satellite input
- 1 Sub-woofer sound socket
- 3x HDMI inputs (3x side) (with ARC option from 2nd input)
- 1 Common interface(Common)
- 1 Optic/ Quax S/PDIF output
- 1 Headphone(Common)
- 2x USB(1X Side Common, 1X Side Optional) and 1x internal USB for Wifi/Bluetooth
- 1 Ethernet-RJ45
- 1 External Keypad/Tact Switch

A. GENERAL BLOCK DIAGRAM



NECROL ELECTRONICS
TU-RADO GROUP
UMTS/HSDPA MAIN Block Diagram Version 1.0
DATE: 08.12.2022
Drawn By: Infini EGEMEN

B. SSB LAYOUT



2. T/T2/C/A TUNER (U107)

Description:

The Si2151 is Silicon Labs' sixth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV standards. Requiring no external balun, SAW filters, wire wound inductors or LNAs, the Si2151 offers the lowest-cost BOM for a hybrid TV tuner. Also included are an integrated power-on reset circuit and an option for single power supply operation. As with prior-generation Silicon Labs TV tuners, the Si2151 maintains very high linearity and low noise to deliver superior picture quality and a higher number of received stations when compared to other silicon tuners. The Si2151 offers increased immunity to Wi-Fi and LTE interference, eliminating the need for external filtering. For the best performance with next-generation digital TV standards, such as DVB-T2/C2, the Si2151 delivers industry-leading phase noise performance.

Features:

- Worldwide hybrid TV tuner
 - Analog TV: NTSC, PAL/SECAM
 - Digital TV: ATSC/QAM, DVBT2/T/C2/C, ISDB-T/C, DTMB
- 1.7 MHz, 6 MHz, 7 MHz, 8 MHz, and 10 MHz channel bandwidths
- 42-1002 MHz frequency range
- Industry-leading margin to A/74, NorDig, DTG, ARIB, EN55020, OpenCable™, DTMB
- Lowest BOM for a hybrid TV tuner
 - No balun, SAW filters, or external inductors required
 - Increased ESD protection on 4pins
- Best-in-class real-world reception
 - Lowest phase noise
 - High Wi-Fi and LTE immunity
- Low power consumption
 - 3.3 V and 1.8 V power supplies
 - Integrated 1.8 V LDO for 3.3 V single supply operation
- Integrated power-on reset circuit
- Standard CMOS process
- 3x3 mm, 24-pin QFN package
- RoHS compliant




Figure 1: 1 Si2151 Pin description

Pin Number(s)	Name	I/O	Description
1*	GPIO2	I/O	General purpose input/output #1
2	SDA	I/O	I ² C data input/output
3	SCL	I	I ² C clock input
4*	AGC2	I	LIF output amplitude control input #2
5*	AGC1	I	LIF output amplitude control input #1
6	GND	S	Ground
7	VDDL	S	Low supply voltage, 1.8 V (leave caps connected for single supply case)
8	GND	S	Ground
9	VDDH	S	High supply voltage, 3.3 V
10	LIF_N	O	Negative LIF differential output to SoC or DTV/ATV demodulator
11*	LIF_P	O	Positive LIF differential output to SoC or DTV/ATV demodulator
12	XOUT	O	Output reference clock to secondary tuner or receiver
13	XTAL_I	I	Crystal pin 1 (or RCLK input driven by XOUT of another tuner or receiver)
14	XTAL_O	O	Crystal pin 2 (leave floating if XTAL_I is driven by XOUT of another tuner or receiver)
15	VDDH	S	High supply voltage, 3.3 V
16	GND	S	Ground
17	VDDH	S	High supply voltage, 3.3 V
18*	NC	NC	No connect
19	RF_REF	O	RF reference voltage output
20	RF_IP	I	RF input (positive)
21	GND	S	Ground
22	RF_IN	I	RF input (negative)
23	ADDR	I	I ² C address select
24*	GPIO1	I/O	General purpose input/output #1

*Note: Pin should be left floating if unused.

3. S/S2 TUNER (U114) OPTIONAL

Description:

M88TS6011 is a single-chip, direct-conversion tuner for digital satellite receiver applications. It offers the industry's most integrated solution to a satellite tuner function, simplifying the front-end designs.

This device incorporates the following functional blocks on a single chip: an LNA, quadrature down-converting mixers, a low phase noise and fast locking frequency synthesizer with on-chip loop filters, a DC offset cancellation loop with integrated loop filters, self-calibrated programmable baseband channel filters, an integrated RF AGC loop, and crystal oscillators with an integrated auxiliary clock output.

As a result of integrating all these blocks, the M88TS6011 has the least number of pins compared with other conventional solutions, and requires the least external components. In typical applications, the M88TS6011 requires only one crystal, one matching network, and a few external capacitors. The device also has the industry's smallest latency, as it uses a fast locking PLL and a fast settling DC offset cancellation architecture.

The M88TS6011 can be configured via a 2-wire serial bus. The chip is available in a 16-pin QFN package.





Figure 2: Pin description


Features:

- Single-chip tuner
- Compliant with DVB-S/S2 and ABS-S standards
- Support QPSK, 8PSK, 16APSK and 32APSK
- Direct-conversion from L-band to baseband
- Symbol rate: 1 to 45 Msymbol/s
- Integrated VCOs and PLL, with on-chip inductors, varactors and loop filter
- Integrated baseband filters: 6 MHz to 40 MHz bandwidth
- Integrated RF AGC for optimal performance
- Integrated baseband DC offset cancellation removes external loop filters
- Excellent immunity to strong adjacent undesired channels
- Integrated clock driver provides auxiliary clock output for other devices
- Support sleep mode
- 2-wire serial bus with 3.3 V compatible logic levels
- Power supply: +3.3 V
- Package: 16-pin E-PAD QFN
- RoHS compliant

Block Diagram:



4. AUDIO AMPLIFIERS STAGES



YOU ARE SELECTED DEVICE	
TC_EARPHONE	
Output of MAX32650 Regress	Version 1.0
Date	19.03.2020
Drawn By	Brand-0906409

Figure 3: The block diagram of the audio part

A. MAIN AMPLIFIER (U118) (8W/10W/12W OPTIONS)

Description:

AD82587D is a digital audio amplifier capable of driving a pair of 8 ohm, 20W or a single 4 ohm, 40W speaker, both which operate with play music at a 24V supply without external heat-sink or fan requirement.

Using I²S digital control interface, the user can control AD82587D's input format selection, DRC (dynamic range control), mute and volume control functions. AD82587D has many built-in protection circuits to safeguard AD82587D from connection errors.

Features:

- 16/18/20/24-bit input with I²S, Left-alignment and Right-alignment data format
- PSNR & DR(A-weighting) Loudspeaker: 97dB (PSNR), 105dB (DR) @ 24V

- Multiple sampling frequencies (Fs)
 - 32kHz / 44.1kHz / 48kHz and
 - 64kHz / 88.2kHz / 96kHz and
 - 128kHz/176.4kHz/192kHz
- System clock = 64x, 128x, 256x, 384x, 512x, 768x, 1024x Fs
 - 256x~1024x Fs for 32kHz / 44.1kHz / 48kHz
 - 128x~512x Fs for 64kHz / 88.2kHz / 96kHz
 - 64x~256x Fs for 128kHz / 176.4kHz/192kHz
- Supply voltage
 - 3.3V for digital circuit
 - 10V~26V for loudspeaker driver
- Loudspeaker output power for Stereo@ 24V
 - 10W x 2ch into 8_ @ 0.16% THD+N
 - 15W x 2ch into 8_ @ 0.18% THD+N
 - 20W x 2ch into 8_ @ 0.24% THD+N
- Loudspeaker output power for Mono@ 24V
 - 20W x 1ch into 4_ @ 0.17% THD+N
 - 30W x 1ch into 4_ @ 0.2% THD+N
 - 40W x 1ch into 4_ @ 0.24% THD+N
- Sounds processing including:
 - Volume control (+24dB~−103dB, 0.125dB/step)
 - Dynamic range control
 - Power clipping
 - Channel mixing
 - User programmed noise gate with hysteresis window
 - DC-blocking high-pass filter
- Anti-pop design
- Short circuit and over-temperature protection
- I2C control interface with selectable device address
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage detection
- Power saving mode
- Dynamic temperature control




Figure 4: Pin description




Figure 5: Functional Block Diagram

Symbol	Parameter	Min	Max	Units
DVDD	Supply for Digital Circuit	-0.3	3.6	V
VDDL/R	Supply for Driver Stage	-0.3	30	V
V_i	Input Voltage	-0.3	3.6	V
T_{stg}	Storage Temperature	-65	150	°C
T_J	Junction Operating Temperature	0	150	°C

Figure 6: Absolute Maximum Ratings

Symbol	Parameter	Typ	Units
DVDD	Supply for Digital Circuit	3.15~3.45	V
VDDL/R	Supply for Driver Stage	10~26	V
T_J	Junction Operating Temperature	0~125	°C
T_A	Ambient Operating Temperature	0~70	°C

Figure 7: Recommended Operating Conditions

B. SUBWOOFER AMPLIFIER (U1)

ESMT

AD82088

2x20W Stereo / 1x40W Mono Digital Audio Amplifier With 30 bands EQ and DRC Functions

Features

- Supply voltage
3.3V for digital circuit
8V~26V for loudspeaker driver
 - Supports 2.0CH/Mono configuration
 - Loudspeaker output power@12V for stereo
7W x 2CH into 8Ω <1% THD+N
10W x 2CH into 4Ω <1% THD+N
 - Loudspeaker output power@18V for stereo
15W x 2CH into 8Ω <1% THD+N
 - Loudspeaker output power@24V for stereo
20W x 2CH into 8Ω <1% THD+N
 - 16/18/20/24-bits input with I²S, Left-alignment and Right-alignment data format
 - Multiple sampling frequencies (Fs)
32kHz / 44.1kHz / 48kHz and
64kHz / 88.2kHz / 96kHz and
128kHz / 176.4kHz / 192kHz
 - System clock = 64x, 128x, 192x, 256x, 384x,
512x, 576x, 768x, 1024x Fs
- MCLK system:**
- 64x~1024x Fs for 32kHz / 44.1kHz / 48kHz
 - 64x~512x Fs for 64kHz / 88.2kHz / 96kHz
 - 64x~256x Fs for 128kHz / 176.4kHz / 192kHz
- BCLK system:**
- 64xFs for 32kHz / 44.1kHz / 48kHz
 - 64xFs for 64kHz / 88.2kHz / 96kHz
 - 64xFs for 128kHz / 176.4kHz / 192kHz
- Sound processing including :
30 bands parametric speaker EQ
Volume control (+24dB~−103dB, 0.125dB/step)
Dynamic range control
Three Band plus post Dynamic range control
Power Clipping
Programmed 3D surround sound
Channel mixing
Noise gate with hysteresis window
Bass/Treble tone control
DC-blocking high-pass filter
Pre-scale/post-scale

- Supports I²C control without clock
- I²C control interface with selectable device address
- I²S output with selectable Audio DSP point
- Support hardware and software reset
- Internal PLL
- Anti-pop design
- Level meter and power meter
- LV Under-voltage shutdown and HV Under-voltage detection
- Over voltage protection
- Short circuit and over-temperature protection

Applications

- TV audio

Description

AD82088 is a digital audio amplifier capable of driving 20W (BTL) each to a pair of 8Ω load speaker and 40W (PBTL) to a 4Ω load speaker operating at 24V supply without external heat-sink or fan requirement with play music. AD82088 provides advanced audio processing functions, such as volume control, 30 EQ bands, audio mixing, 3D surround sound and Dynamic Range Control (DRC). These are fully programmable via a simple I²C control interface. Robust protection circuits are provided to protect AD82088 from damage due to accidental erroneous operating condition. The full digital circuit design of AD82088 is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog class-AB or class-D audio amplifier counterpart implemented by analog circuit design. AD82088 is pop free during instantaneous power on/off or mute/shut down switching because of its robust built-in anti-pop circuit.

Pin Assignment:




Figure 8: Pin Assignment

Functional Block Diagram:




Figure 9: Functional Block Diagram

Pin Description:

PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	<u>ERROR</u>	I/O	<u>ERROR</u> pin is a dual function pin. One is I ² C address setting during power up. The other one is error status report (low active). It sets by register of A_SEL_FAULT at address 0x1C B[6] to enable it.	This pin is monitored on the rising edge of reset. A value of Low (15-kΩ pull down) sets the I ² C device address to 0x30 and a value of High (15-kΩ pull up) sets it to 0x31.
2	<u>PD</u>	I	Power down, low active.	Schmitt trigger TTL input buffer, internal pull High with a 330Kohm resistor.
3	LRCIN	I	Left/Right clock input (Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
4	BCLK	I	Bit clock input (64Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
5	SDATA	I	Serial audio data input.	Schmitt trigger TTL input buffer
6	SDA	I/O	I ² C bi-directional serial data.	Schmitt trigger TTL input buffer
7	SCL	I	I ² C serial clock input.	Schmitt trigger TTL input buffer
8	SDATAO	O	Serial audio data output.	Schmitt trigger TTL input buffer
9	DVDD	P	Digital Power.	
10	DGND	P	Digital Ground.	
11	VREG	O	1.8V Regulator voltage output.	
12	GVDD	O	5V Regulator voltage output. This pin must not be used to drive external devices.	
13	BST_RB	P	Bootstrap supply for right channel output B.	
14	VDDR	P	Right channel supply.	
15	RB	O	Right channel output B.	
16	GNDR	P	Right channel ground.	
17	RA	O	Right channel output A.	
18	BST_RA	P	Bootstrap supply for right channel output A.	
19	BST_LB	P	Bootstrap supply for left channel output B.	
20	LB	O	Left channel output B.	
21	GNDL	P	Left channel ground.	
22	LA	O	Left channel output A.	
23	VDDL	P	Left channel supply.	
24	BST_LA	P	Bootstrap supply for left channel output A.	

Figure 10: Pin Description

5. POWER STAGE




Figure 11: Power Block Diagram




Figure 12: Socket and Power Options

Power socket is used for taking 12V_STBY voltage which is produced in power card. Also socket is used for giving dimming, backlight and standby signals with power card. Power socket pinning is shown in above figure.

12V_STBY is converted several different voltages on the mainboard which are shown in below figure.




Figure 13: Power Block Diagram

List of the components:

- SW-1 (Q5) → PMOS DMP3056LDM -4.3A/-30V
- SW-2 (Q4) → NMOS DMG6402LDM 4.2A/30V
- DC-DC-1 (U102) → TPS563201 ADJ/3A
- DC-DC-2 (U105) → TPS563201 ADJ/3A
- DC-DC-3 (U106) → TPS563201 ADJ/3A
- DC-DC-4 (U113) → TPS563200 ADJ/3A
- DC-DC-5 (U122) → MP8774GQ-Z 12A
- LDO-1 (U120) → LM1117 1.8V/800Ma 15V

A. DMP3056LDM -4.3A/-30V (Q5)



DMP3056LDM

P-CHANNEL ENHANCEMENT MODE MOSFET

Product Summary

$V_{(BR)DSS}$	$R_{DS(on)}$ max	I_D $T_A = 25^\circ C$
-30V	45mΩ @ $V_{GS} = -10V$	-4.3A
	65mΩ @ $V_{GS} = -4.5V$	-3.3A

Description

This new generation MOSFET has been designed to minimize the on-state resistance ($R_{DS(on)}$) and yet maintain superior switching performance, making it ideal for high efficiency power management applications.

Applications

- General Purpose Interfacing Switch
- Power Management Functions
- Analog Switch

Features


- Low Gate Threshold Voltage
- Low On-Resistance
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- Qualified to AEC-Q101 Standards for High Reliability

Mechanical Data

- Case: SOT26
- Case Material – Molded Plastic, "Green" Molding Compound. UL Flammability Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish - Matte Tin annealed over Copper leadframe. Solderable per MIL-STD-202, Method 208
- Terminal Connections: See Diagram
- Weight: 0.008 grams (approximate)



Top View



Top View
Internal Schematic

Figure 14: Pin Description

Electrical Characteristics (@ $T_A = +25^\circ\text{C}$, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
STATIC PARAMETERS (Note 7)						
Drain-Source Breakdown Voltage	BV_{DSS}	-30	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$
Zero Gate Voltage Drain Current $T_J = +25^\circ\text{C}$	I_{DSS}	—	—	-1	μA	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -30\text{V}$
Gate-Body Leakage Current	I_{GSS}	—	—	± 100 ± 800	nA	$V_{\text{GS}} = \pm 20\text{V}, V_{\text{DS}} = 0\text{V}$ $V_{\text{GS}} = \pm 25\text{V}, V_{\text{DS}} = 0\text{V}$
Gate Threshold Voltage	$V_{\text{GS(th)}}$	-1.0	—	-2.1	V	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$
Static Drain-Source On-Resistance	$R_{\text{DS (ON)}}$	—	—	45 65	$\text{m}\Omega$	$V_{\text{GS}} = -10\text{V}, I_D = -5\text{A}$ $V_{\text{GS}} = -4.5\text{V}, I_D = -4.2\text{A}$
Forward Transconductance	g_{FS}	—	8	—	S	$V_{\text{DS}} = -10\text{V}, I_D = -4.3\text{A}$
Diode Forward Voltage	V_{SD}	—	—	-1.2	V	$V_{\text{GS}} = 0\text{V}, I_S = -1.7\text{A}$
DYNAMIC PARAMETERS (Note 8)						
Input Capacitance	C_{iss}	—	948	—	pF	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -25\text{V}, f = 1.0\text{MHz}$
Output Capacitance	C_{oss}	—	105	—	pF	
Reverse Transfer Capacitance	C_{rss}	—	100	—	pF	
SWITCHING CHARACTERISTICS (Note 8)						
Total Gate Charge	Q_G	—	10.1	—	nC	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -4.5\text{V}, I_D = -6\text{A}$
	Q_G	—	21.1	—	nC	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -6\text{A}$
Gate-Source Charge	Q_{GS}	—	2.8	—		
Gate-Drain Charge	Q_{GD}	—	3.2	—		
Gate Resistance	R_g	—	13.15	—	Ω	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$
Turn-On Delay Time	$t_{\text{d(on)}}$	—	10.2	—	ns	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -1\text{A}, R_g = 6.0\Omega$
Rise Time	t_r	—	6.6	—		
Turn-Off Delay Time	$t_{\text{d(off)}}$	—	50.1	—		
Fall Time	t_f	—	22.3	—		

Maximum Ratings (@ $T_A = +25^\circ\text{C}$, unless otherwise specified.)

Characteristic	Symbol	Value	Units
Drain-Source Voltage	V_{DSS}	-30	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current (Note 6) $V_{\text{GS}} = 10\text{V}$	Steady State $T_A = +25^\circ\text{C}$	I_D	A
	$t < 10\text{s}$ $T_A = +25^\circ\text{C}$	I_D	A
Maximum Continuous Body Diode Forward Current (Note 6)	I_S	-2.3	A
Pulsed Drain Current (10μs pulse, duty cycle = 1%)	I_{DM}	-13	A

Thermal Characteristics

Characteristic	Symbol	Value	Units
Total Power Dissipation (Note 5)	P_D	1.25	W
Thermal Resistance, Junction to Ambient (Note 5)	R_{JJA}	100	$^\circ\text{C/W}$
Total Power Dissipation (Note 6)	P_D	1.5	W
Thermal Resistance, Junction to Ambient (Note 6)	R_{JJA}	86	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	R_{JJC}	15.6	
Operating and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Table 1: Electrical Characteristics & Maximum Ratings & Thermal Characteristics

B. DMG6402LDM 4.2A/30V (Q4)

Features:

- Low RDS(ON)
- Low Input Capacitance
- Fast Switching Speed
- Low Input/Output Leakage

- Lead Free By Design/RoHS Compliant (Note 1)
- Qualified to AEC-Q101 Standards for High Reliability
- "Green" Device (Note 2)




Figure 15: Pin Description

Electrical Characteristics @ $T_A = 25^\circ\text{C}$ unless otherwise specified

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 5)						
Drain-Source Breakdown Voltage	BV_{DSS}	30	-	-	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$
Zero Gate Voltage Drain Current $T_J = 25^\circ\text{C}$	I_{DSS}	-	-	1.0	μA	$\text{V}_{\text{DS}} = 30\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
Gate-Source Leakage	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}} = \pm 20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$
ON CHARACTERISTICS (Note 5)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	1.0	1.5	2.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 250\mu\text{A}$
Static Drain-Source On-Resistance	$\text{R}_{\text{DS(on)}}$	-	22 32	27 40	$\text{m}\Omega$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 7\text{A}$ $\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 5.6\text{A}$
Forward Transfer Admittance	$ \text{Y}_{\text{fs}} $	-	10	-	S	$\text{V}_{\text{DS}} = 5\text{V}, \text{I}_D = 7\text{A}$
Diode Forward Voltage	V_{SD}	-	0.75	1.0	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_S = 1\text{A}$
DYNAMIC CHARACTERISTICS (Note 6)						
Input Capacitance	C_{iss}	-	404	-	pF	$\text{V}_{\text{DS}} = 15\text{V}, \text{V}_{\text{GS}} = 0\text{V}, \text{f} = 1.0\text{MHz}$
Output Capacitance	C_{oss}	-	52	-	pF	
Reverse Transfer Capacitance	C_{rss}	-	45	-	pF	
Gate Resistance	R_{g}	-	1.51	-	Ω	
Total Gate Charge	Q_{q}	-	9.2	-	nC	$\text{V}_{\text{GS}} = 10\text{V}, \text{V}_{\text{DS}} = 15\text{V}, \text{I}_D = 5.8\text{A}$
Gate-Source Charge	Q_{gs}	-	1.2	-	nC	
Gate-Drain Charge	Q_{gd}	-	1.8	-	nC	
Turn-On Delay Time	$\text{t}_{\text{D(on)}}$	-	3.41	-	ns	
Turn-On Rise Time	t_r	-	6.18	-	ns	$\text{V}_{\text{DD}} = 15\text{V}, \text{V}_{\text{GS}} = 10\text{V}, \text{R}_L = 2.6\Omega, \text{R}_G = 3\Omega$
Turn-Off Delay Time	$\text{t}_{\text{D(off)}}$	-	13.92	-	ns	
Turn-Off Fall Time	t_f	-	2.84	-	ns	

Thermal Characteristics

Characteristic	Symbol	Value	Unit
Total Power Dissipation (Note 3)	P_D	1.12	W
Thermal Resistance, Junction to Ambient $T_A = 25^\circ\text{C}$ (Note 3)	R_{JJA}	111	$^\circ\text{C}/\text{W}$
Operating and Storage Temperature Range	$\text{T}_J, \text{T}_{\text{STG}}$	-55 to +150	$^\circ\text{C}$

Maximum Ratings @ $T_A = 25^\circ\text{C}$ unless otherwise specified

Characteristic	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	30	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current (Note 3)	I_D	5.3 4.2	A
Pulsed Drain Current (Note 4)	I_{DM}	31	A

Table 2: Electrical Characteristics & Thermal Characteristics & Maximum Ratings

C. TPS563201 (U102, U105, U106)

General Description:

The TPS563201 is simple, easy-to-use, 3 A synchronous step-down converter in SOT-23 package. The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current. These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both low-equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components. TPS563201 operates in pulse skip mode, which maintains high efficiency during light load operation. The TPS563201 is available in a 6-pin 1.6-mm x 2.9-mm SOT (DDC) package, and specified from a -40°C to 125°C junction temperature.

Features:

- TPS563201 and TPS563208 3-A Converter Integrated 95-m Ω and 57-m Ω FETs
- D-CAP2TM Mode Control with fast transient response
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- Pulse-skip mode
- 580-kHz Switching Frequency
- Low Shutdown Current Less than 10 pA
- 2% Feedback Voltage Accuracy (25°C)
- Startup from Pre-Biased Output Voltage
- Cycle-by-Cycle Overcurrent Limit • Hiccup-mode Overcurrent Protection
- Non-Latch UVP and TSD Protections
- Fixed Soft Start: 1.0 ms




Figure 16: Pin Description

Functional Pin Descriptions:

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	1	—	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	O	Switch node connection between high-side NFET and low-side NFET.
VIN	3	I	Input voltage supply pin. The drain terminal of high-side power NFET.
VFB	4	I	Converter feedback input. Connect to output voltage with feedback resistor divider.
EN	5	I	Enable input control. Active high and must be pulled up to enable the device.
VBST	6	O	Supply input for the high-side NFET gate drive circuit. Connect 0.1 μ F capacitor between VBST and SW pins.

Table 3: Functional Pin Description

Electrical Characteristics:

$T_J = -40^\circ\text{C}$ to 125°C , $V_{IN} = 12\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{VIN}	Operating – non-switching supply current	V_{IN} current, EN = 5 V, $V_{FB} = 0.8\text{ V}$	TPS563201	380	520	μA
			TPS563208	590	750	
$I_{VINSNDN}$	Shutdown supply current	V_{IN} current, EN = 0 V		1	10	μA
LOGIC THRESHOLD						
V_{ENH}	EN high-level input voltage	EN		1.6		V
V_{ENL}	EN low-level input voltage	EN			0.8	V
R_{EN}	EN pin resistance to GND	$V_{EN} = 12\text{ V}$	225	400	900	$\text{k}\Omega$
V_{FB} VOLTAGE AND DISCHARGE RESISTANCE						
V_{FBTH}	V_{FB} threshold voltage	$V_O = 1.05\text{ V}$, $I_O = 10\text{ mA}$, Eco-mode™ operation		774		mV
	V_{FB} threshold voltage	$V_O = 1.05\text{ V}$, continuous mode operation	749	768	787	mV
I_{VFB}	V_{FB} input current	$V_{FB} = 0.8\text{ V}$		0	± 0.1	μA
MOSFET						
$R_{DS(on)h}$	High-side switch resistance	$T_A = 25^\circ\text{C}$, $V_{BST} - SW = 5.5\text{ V}$		95		$\text{m}\Omega$
$R_{DS(on)l}$	Low-side switch resistance	$T_A = 25^\circ\text{C}$		57		$\text{m}\Omega$
CURRENT LIMIT						
I_{ocl}	Current limit	DC current, $V_{OUT} = 1.05\text{ V}$, $L_1 = 1.5\text{ }\mu\text{H}$	3.3	4.2	5.1	A
THERMAL SHUTDOWN						
T_{SDN}	Thermal shutdown threshold ⁽¹⁾	Shutdown temperature		172		$^\circ\text{C}$
		Hysteresis		37		
ON-TIME TIMER CONTROL						
$t_{OFF(MIN)}$	Minimum off time	$V_{FB} = 0.5\text{ V}$	220	310		ns
SOFT START						
T_{SS}	Soft-start time	Internal soft-start time		1.0		ms
FREQUENCY						
F_{sw}	Switching frequency	$V_{IN} = 12\text{ V}$, $V_O = 1.05\text{ V}$, FCCM mode	580			kHz
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION						
V_{UVP}	Output UVP threshold	Hiccup detect ($H > L$)		65%		
T_{HICCUP_WAIT}	Hiccup on time			1.8		ms
T_{HICCUP_RE}	Hiccup time before restart			15		ms
UVLO						
UVLO	UVLO threshold	Wake up VIN voltage		4.0	4.3	V
		Shutdown VIN voltage	3.3	3.6		
		Hysteresis VIN voltage		0.4		

Recommended Operating Conditions:

			MIN	NOM	MAX	UNIT
V_{IN}	Supply input voltage range		4.5	17		V
V_I	Input voltage range	VBST	-0.1	23		V
		VBST (10 ns transient)	-0.1	26		
		VBST (vs SW)	-0.1	6.0		
		EN	-0.1	17		
		VFB	-0.1	5.5		
		SW	-1.8	17		
		SW (10 ns transient)	-3.5	20		
T_J	Operating junction temperature		-40	125		$^\circ\text{C}$

Maximum Ratings:

		MIN	MAX	UNIT
Input voltage	V _{IN} , EN	-0.3	19	V
	VBST	-0.3	25	V
	VBST (10 ns transient)	-0.3	27	V
	VBST (vs SW)	-0.3	6.5	V
	V _{FB}	-0.3	6.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	21	V
	Operating junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}		-55	150	°C

Table 4: Electrical Characteristics & Recommended Operating Conditions & Maximum Ratings

D. *TPS563200 (U113)*

General Description:

The TPS562200 and TPS563200 are simple, easy-to-use, 2 A and 3 A synchronous step-down (buck) converters in 6 pin SOT-23 package. The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current. These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components. TPS562200 and TPS563200 operate in Advanced Eco-mode, which maintains high efficiency during light load operation. The devices are available in a 6-pin 1.6mm x 2.9mm SOT (DDC) package, and specified from -40°C to 85°C of ambient temperature.

Features:

- TPS562200 - 2A converter with Integrated 122 mΩ and 72 mΩ FETs
- TPS563200 - 3A converter with Integrated 68 mΩ and 39 mΩ FETs
- D-CAP2™ Mode Control for Fast Transient Response
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- 650 kHz Switching Frequency
- Advanced Eco-mode™ Pulse-skip
- Low Shutdown Current Less than 10 µA
- 1% Feedback Voltage Accuracy (25°C)
- Startup from Pre-Biased Output Voltage
- Cycle-By-Cycle Overcurrent Limit
- Hiccup-Mode Undervoltage Protection
- Non-latch OVP, UVLO and TSD Protections
- Fixed Soft Start: 1 ms

Applications:

- Digital TV Power Supply
- High Definition Blu-ray Disc™ Players
- Networking Home Terminal
- Digital Set Top Box (STB)




Figure 17: Pin Description

Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
GND	1	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	Switch node connection between high-side NFET and low-side NFET.
VIN	3	Input voltage supply pin. The drain terminal of high-side power NFET.
VFB	4	Converter feedback input. Connect to output voltage with feedback resistor divider.
EN	5	Enable input control. Active high and must be pulled up to enable the device.
VBST	6	Supply input for the high-side NFET gate drive circuit. Connect a 0.1µF capacitor between VBST and SW pins.

Absolute Maximum Ratings:

		MIN	MAX	UNIT
Input voltage range	VIN, EN	-0.3	19	V
	VBST	-0.3	25	V
	VBST (10 ns transient)	-0.3	27.5	V
	VBST (vs SW)	-0.3	6.5	V
	VFB	-0.3	6.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	21	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature range, T _{stg}		-55	150	°C

Table 5: Pin Functions & Absolute Maximum Ratings

Recommended Operating Conditions:

			MIN	MAX	UNIT
V _{IN}	Supply input voltage range		4.5	17	V
V _I	Input voltage range	VBST	-0.1	23	V
		VBST (10 ns transient)	-0.1	26	
		VBST(vs SW)	-0.1	6	
		EN	-0.1	17	
		VFB	-0.1	5.5	
		SW	-1.8	17	
		SW (10 ns transient)	-3.5	20	
T _A	Operating free-air temperature		-40	85	°C

Electrical Characteristics:

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPPLY CURRENT							
I _(VIN)	Operating – non-switching supply current	V _{IN} current, T _A = 25°C, EN = 5V, V _{FB} = 0.8 V	TPS562200	230	330	μA	
			TPS563200	190	290		
I _(VINSDN)	Shutdown supply current	V _{IN} current, T _A = 25°C, EN = 0 V		3	10	μA	
LOGIC THRESHOLD							
V _{EN(H)}	EN high-level input voltage	EN		1.6		V	
V _{EN(L)}	EN low-level input voltage	EN			0.6	V	
R _{EN}	EN pin resistance to GND	V _{EN} = 12 V		225	450	900	kΩ
V_{FB} VOLTAGE AND DISCHARGE RESISTANCE							
V _{FB(TH)}	V _{FB} threshold voltage	T _A = 25°C, V _O = 1.05 V, I _O = 10mA, Eco-mode™ operation		772		mV	
				758	765	772	mV
I _(VFB)	V _{FB} input current	V _{FB} = 0.8V, T _A = 25°C		0	±0.1	μA	
MOSFET							
R _{DS(on)h}	High side switch resistance	T _A = 25°C, V _{BST} – SW = 5.5 V	TPS562200	122		mΩ	
			TPS563200	68		mΩ	
R _{DS(on)l}	Low side switch resistance	T _A = 25°C	TPS562200	72		mΩ	
			TPS563200	39		mΩ	
CURRENT LIMIT							
I _{ocl}	Current limit ⁽¹⁾	DC current, V _{OUT} = 1.05 V, L _{OUT} = 2.2 μF	TPS562200	2.5	3.2	4.3	A
		DC current, V _{OUT} = 1.05 V, L _{OUT} = 1.5 μF	TPS563200	3.5	4.2	5.3	A
THERMAL SHUTDOWN							
T _{SDN}	Thermal shutdown threshold ⁽¹⁾	Shutdown temperature		155		°C	
		Hysteresis		35			
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION							
V _{OVP}	Output OVP threshold	OVP Detect		125%	x		
V _{UVP}	Output Hiccup threshold	Hiccup detect		65%	x		
t _{HiccupOn}	Hiccup On Time	Relative to soft-start time		1		ms	
t _{HiccupOff}	Hiccup Off Time	Relative to soft-start time		7		ms	
UVLO							
UVLO	UVLO threshold	Wake up VIN voltage		3.45	3.75	4.05	V
		Hysteresis VIN voltage		0.13	0.32	0.55	

Table 6: Recommended Operating Conditions & Electrical Characteristics

E. MP8774GO-Z (U122)

DESCRIPTION

The MP8774 is a fully integrated high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP8774 offers a very compact solution that achieves 12A of continuous output current with excellent load and line regulation over a wide input range. The MP8774 uses synchronous mode operation for higher efficiency over the output current load range.

Constant-on-time (COT) control operation provides very fast transient response, easy loop design, and very tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP8774 requires a minimal number of readily available, standard, external components and is available in a space-saving QFN-16 (3mmx3mm) package.

FEATURES

- Output Adjustable from 0.6V
- Wide 3V to 18V Operating Input Range
- 12A Output Current
- 16mΩ/5.5mΩ Low $R_{DS(ON)}$ Internal Power MOSFETs
- 100µA Quiescent Current
- High-Efficiency Synchronous Mode Operation
- Pre-Biased Start-Up
- Fixed 700kHz Switching Frequency
- External Programmable Soft Start-Up Time
- Enable (EN) and Power Good (PG) for Power Sequencing
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Available in a QFN-16 (3mmx3mm) Package

APPLICATIONS

- Security Cameras
- Portable Devices, XDSL Devices
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- General Purpose





Figure 18: Pin Description

PIN FUNCTIONS

Package Pin #	Name	Description
1, 15	NC	No connection. NC must be left floating.
2	BST	Bootstrap. Connect a capacitor between SW and BST to form a floating supply across the high-side switch driver. A BST resistor less than 4.7Ω is recommended.
3	EN	Enable. Pull EN high to enable the MP8774. When floating, EN is pulled down to GND and disabled by an internal $3.3M\Omega$ resistor.
4	FB	Feedback. FB sets the output voltage when connected to the tap of an external resistor divider between output and GND.
5	AGND	Signal ground. AGND is not connected to the system ground internally. Ensure that AGND is connected to the system ground in the PCB layout.
6	SS	Soft start. Connect a capacitor across SS and GND to set the soft-start time to avoid inrush current at start-up.
7	PG	Power good output. The output of PG is an open drain. PG changes state if UVP, OCP, or OV occurs.
8	VIN	Supply voltage. The MP8774 operates from a 3 - 18V input rail. A capacitor (C1) is needed to decouple the input rail. Use a wide PCB trace to make the connection.
9 - 13	PGND	System ground. PGND is the reference ground of the regulated output voltage. PGND requires careful consideration during the PCB layout. PGND is recommended to be connected to GND with coppers and vias.
14	VCC	Internal bias supply output. Decouple VCC with a $1\mu F$ capacitor. Place the VCC capacitor close to VCC and GND.
16	SW	Switch output. Connect SW with a wide PCB trace.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS⁽⁶⁾

$V_{IN} = 12V$, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, typical value is tested at $T_J = +25^{\circ}\text{C}$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Input voltage range	V_{IN}		3		18	V
Supply Current						
Supply current (shutdown)	I_{IN}	$V_{EN} = 0V$			5	μA
Supply current (quiescent)	I_Q	$V_{EN} = 2V$, $V_{FB} = 0.65V$		100	150	μA
MOSFET						
HS switch on resistance	$HS_{RDS(ON)}$	$V_{BST-SW} = 3.3V$		16		$\text{m}\Omega$
LS switch on resistance	$LS_{RDS(ON)}$	$V_{CC} = 3.3V$		5.5		$\text{m}\Omega$
Switch leakage	SW_{LKG}	$V_{EN} = 0V$, $V_{SW} = 17V$, $T_J = 25^{\circ}\text{C}$			1	μA
Current Limit and ZCD						
Valley current limit	I_{LIMIT_VY}		12	14		A
Short hiccup duty cycle ⁽⁷⁾	D_{HICCUP}			10		%
ZCD	I_{ZCD}			200		mA
Switching Frequency and Minimum On/Off Timer						
Switching frequency	F_S		600	700	800	kHz
Minimum on time ⁽⁷⁾	$T_{ON\ MIN}$			50		ns
Minimum off time ⁽⁷⁾	$T_{OFF\ MIN}$			100		ns
Reference and Soft Start						
Feedback voltage	V_{FB}	$T_J = 25^{\circ}\text{C}$	594	600	606	mV
		$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	591	600	609	
Feedback current	I_{FB}	$V_{FB} = 700\text{mV}$		10	50	nA
Soft-start current	I_{SS_START}		4	6	8	μA
Enable and UVLO						
EN rising threshold	$V_{EN\ RISING}$		1.1	1.25	1.4	V
EN falling threshold	$V_{EN\ FALLING}$		0.9	1	1.1	V
EN pull-down resistor	R_{EN_PD}			1.2		$\text{M}\Omega$
VCC						
VCC under-voltage lockout threshold rising	VCC_{VTH}		2.6	2.8	3	V
VCC under-voltage lockout threshold	VCC_{HYS}			350		mV
VCC regulator	V_{CC}			3.4		V
VCC load regulation	Reg_{VCC}	$I_{CC} = 5\text{mA}$		3		%
Power Good						
Power good UV rising threshold	$PGUV_{VTH_Hi}$		0.85	0.9	0.95	V_{FB}
Power good UV falling threshold	$PGUV_{VTH_Lo}$		0.75	0.80	0.85	V_{FB}
Power good OV rising threshold	$PGOV_{VTH_Hi}$		1.15	1.2	1.25	V_{FB}
Power good OV falling threshold	$PGOV_{VTH_Lo}$		1.05	1.1	1.15	V_{FB}
Power good delay	PG_{TD}	Both edge		50		μs
Power good sink current capability	V_{PG}	Sink 4mA			0.4	V
Power good leakage current	I_{PG_LEAK}	$V_{PG} = 5V$			10	μA
Thermal Protection						
Thermal shutdown ⁽⁷⁾	T_{SD}			150		$^{\circ}\text{C}$
Thermal hysteresis ⁽⁷⁾	T_{SD-HYS}			20		$^{\circ}\text{C}$

Table 7: Electrical Characteristics

Absolute Maximum Ratings:

V _{IN}	-0.3V to +20V
V _{SW}	-0.3V (-5V < 10ns) to V _{IN} + 0.7V (23V < 10ns)
V _{BST}	V _{SW} + 4V
V _{EN}	V _{IN}
All other pins	-0.3V to +4V
Continuous power dissipation (T _A =+25°C)	3.2W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to 125°C

Recommended Operating Conditions:

V _{IN}	3V to 18V
V _{OUT}	0.6V to V _{IN} * DMAX or 12V max
T _J	-40°C to +125°C

Table 8: Absolute Maximum Ratings & Recommended Operating Conditions

F. LM1117 (U120)

Description:

The LM1117 is a low dropout voltage regulator with a dropout of 1.2 V at 800 mA of load current. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25 V to 13.8 V with only two external resistors. In addition, the device is available in five fixed voltages, 1.8 V, 2.5 V, 3.3 V, and 5 V. The LM1117 offers current limiting and thermal shutdown. The circuit includes a Zener trimmed bandgap reference to assure output voltage accuracy to within $\pm 1\%$. A minimum of 10- μ F tantalum capacitor is required at the output to improve the transient response and stability.

Features:

- Available in 1.8 V, 2.5 V, 3.3 V, 5 V, and adjustable versions
- Space-saving SOT-223 and WSON packages
- Current limiting and thermal protection
- Output current: 800 mA
- Line regulation: 0.2% (maximum)
- Load regulation: 0.4% (maximum)
- Temperature range: – LM1117: 0°C to +125°C
- Pin Description:

- **Pin Description:**
Pin Description:




Figure 19: Pin Description

NAME	PIN					I/O	DESCRIPTION
	TO-252	WSON	SOT-23	TO-263	TO-220		
ADJ/GND	1	1	1	1	1	—	Adjust pin for adjustable output option. Ground pin for fixed output option.
V _{IN}	3	2, 3, 4	3	3	3	I	Input voltage pin for the regulator
V _{OUT}	2, TAB	5, 6, 7, TAB	2, 4	2, TAB	2, TAB	O	Output voltage pin for the regulator

Absolute Maximum Ratings:

	MIN	MAX	UNIT
Maximum input voltage (V _{IN} to GND)		20	V
Power dissipation ⁽²⁾	Internally Limited		
Junction temperature (T _J) ⁽²⁾	150		
Storage temperature, T _{stg}	-65	150	°C

Recommended Operating Conditions:

	MIN	MAX	UNIT
Input voltage (V _{IN} to GND)		15	V
Junction temperature (T _J) ⁽¹⁾	0	125	°C

Table 9: Pin Functions & Absolute Maximum Ratings & Recommended Operating Conditions

Functional Block Diagram:




Figure 20: Functional Block Diagram

Electrical Characteristics:

PARAMETER		TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
V _{REF}	Reference voltage	LM1117-ADJ I _{OUT} = 10 mA, V _{IN} – V _{OUT} = 2 V, T _J = 25°C	1.238	1.25	1.262	V
		LM1117-ADJ 10 mA ≤ I _{OUT} ≤ 800 mA, 1.4 V ≤ V _{IN} – V _{OUT} ≤ 10 V	T _J = 25°C over the junction temperature range 0°C to 125°C	1.25	1.27	
V _{OUT}	Output voltage	LM1117-1.8 I _{OUT} = 10 mA, V _{IN} = 3.8 V, T _J = 25°C	1.782	1.8	1.818	V
		LM1117-1.8 0 ≤ I _{OUT} ≤ 800 mA, 3.2 V ≤ V _{IN} ≤ 10 V	T _J = 25°C over the junction temperature range 0°C to 125°C	1.8	1.854	
		LM1117-2.5 I _{OUT} = 10 mA, V _{IN} = 4.5 V, T _J = 25°C	2.475	2.5	2.525	V
		LM1117-2.5 0 ≤ I _{OUT} ≤ 800 mA, 3.9 V ≤ V _{IN} ≤ 10 V	T _J = 25°C over the junction temperature range 0°C to 125°C	2.5	2.55	
		LM1117-3.3 I _{OUT} = 10 mA, V _{IN} = 5 V T _J = 25°C	3.267	3.3	3.333	V
		LM1117-3.3 0 ≤ I _{OUT} ≤ 800 mA, 4.75 V ≤ V _{IN} ≤ 10 V	T _J = 25°C over the junction temperature range 0°C to 125°C	3.3	3.365	
		LM1117-5.0 I _{OUT} = 10 mA, V _{IN} = 7 V, T _J = 25°C	4.95	5	5.05	V
		LM1117-5.0 0 ≤ I _{OUT} ≤ 800 mA, 6.5 V ≤ V _{IN} ≤ 12 V	T _J = 25°C over the junction temperature range 0°C to 125°C	5	5.1	
		LM1117-ADJ I _{OUT} = 10mA, 1.5V ≤ V _{IN} -V _{OUT} ≤ 13.75V	T _J = 25°C over the junction temperature range 0°C to 125°C	0.035%	0.2%	
ΔV _{OUT}	Line regulation ⁽³⁾	LM1117-1.8 I _{OUT} = 0 mA, 3.2 V ≤ V _{IN} ≤ 10 V	T _J = 25°C over the junction temperature range 0°C to 125°C	1	6	mV
		LM1117-2.5 I _{OUT} = 0 mA, 3.9 V ≤ V _{IN} ≤ 10 V	T _J = 25°C over the junction temperature range 0°C to 125°C	1	6	mV
		LM1117-3.3 I _{OUT} = 0 mA, 4.75 V ≤ V _{IN} ≤ 15 V	T _J = 25°C over the junction temperature range 0°C to 125°C	1	6	mV
		LM1117-5.0 I _{OUT} = 0 mA, 6.5 V ≤ V _{IN} ≤ 15 V	T _J = 25°C over the junction temperature range 0°C to 125°C	1	10	mV
		LM1117-ADJ V _{IN} – V _{OUT} = 3 V, 10 ≤ I _{OUT} ≤ 800 mA	T _J = 25°C over the junction temperature range 0°C to 125°C	0.2%	0.4%	
ΔV _{OUT}	Load regulation ⁽³⁾	LM1117-1.8 V _{IN} = 3.2 V, 0 ≤ I _{OUT} ≤ 800 mA	T _J = 25°C over the junction temperature range 0°C to 125°C	1	10	mV
		LM1117-2.5 V _{IN} = 3.9 V, 0 ≤ I _{OUT} ≤ 800 mA	T _J = 25°C over the junction temperature range 0°C to 125°C	1	10	mV
		LM1117-3.3 V _{IN} = 4.75 V, 0 ≤ I _{OUT} ≤ 800 mA	T _J = 25°C over the junction temperature range 0°C to 125°C	1	10	mV
		LM1117-5.0 V _{IN} = 6.5 V, 0 ≤ I _{OUT} ≤ 800 mA	T _J = 25°C over the junction temperature range 0°C to 125°C	1	15	mV

PARAMETER		TEST CONDITIONS		MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
$V_{IN} - V_{OUT}$	Dropout voltage ⁽⁴⁾	$I_{OUT} = 100 \text{ mA}$	$T_J = 25^\circ\text{C}$	1.1		1.2	V
			over the junction temperature range 0°C to 125°C			1.2	
		$I_{OUT} = 500 \text{ mA}$	$T_J = 25^\circ\text{C}$	1.15		1.25	V
			over the junction temperature range 0°C to 125°C			1.25	
		$I_{OUT} = 800 \text{ mA}$	$T_J = 25^\circ\text{C}$	1.2		1.3	V
			over the junction temperature range 0°C to 125°C			1.3	
I_{LIMIT}	Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}$, $T_J = 25^\circ\text{C}$		800	1200	1500	mA
	Minimum load current ⁽⁵⁾	LM1117-ADJ $V_{IN} = 15 \text{ V}$	$T_J = 25^\circ\text{C}$	1.7		5	mA
			over the junction temperature range 0°C to 125°C			5	
Quiescent current	LM1117-1.8 $V_{IN} \leq 15 \text{ V}$	$T_J = 25^\circ\text{C}$		5		10	mA
			over the junction temperature range 0°C to 125°C			10	
		LM1117-2.5 $V_{IN} \leq 15 \text{ V}$	$T_J = 25^\circ\text{C}$	5		10	mA
			over the junction temperature range 0°C to 125°C			10	
	LM1117-3.3 $V_{IN} \leq 15 \text{ V}$	$T_J = 25^\circ\text{C}$		5		10	mA
			over the junction temperature range 0°C to 125°C			10	
		LM1117-5.0 $V_{IN} \leq 15 \text{ V}$	$T_J = 25^\circ\text{C}$	5		10	mA
			over the junction temperature range 0°C to 125°C			10	
	Thermal regulation	$T_A = 25^\circ\text{C}$, 30-ms pulse		0.01	0.1		%/W
	Ripple regulation	$f_{RIPPLE} = 120 \text{ Hz}$, $V_{IN} - V_{OUT} = 3 \text{ V}$ $V_{RIPPLE} = 1 \text{ V}_{PP}$	$T_J = 25^\circ\text{C}$	75		60	dB
			over the junction temperature range 0°C to 125°C			120	
	Adjust pin current	$T_J = 25^\circ\text{C}$		60		120	μA
			over the junction temperature range 0°C to 125°C			120	
	Adjust pin current change	$10 \leq I_{OUT} \leq 80 \text{ mA}$, $1.4 \text{ V} \leq V_{IN} - V_{OUT} \leq 10 \text{ V}$	$T_J = 25^\circ\text{C}$	0.2		5	μA
			over the junction temperature range 0°C to 125°C			5	
	Temperature stability	$T_A = 125^\circ\text{C}$, 1000 hours		0.5%			
	Long term stability	$T_A = 125^\circ\text{C}$, 1000 hours		0.3%			
	RMS output noise	(% of V_{OUT}), 10 Hz $\leq f \leq 10 \text{ kHz}$		0.003%			

Table 10: Electrical Characteristics

6. MICROCONTROLLER

A. MEDIATEK G31 (U108)

Description:

The MT9685xxxxxx is MediaTek's latest SOC solution for UHD smart TV. Based on MediaTek's advanced technologies, the MT9685xxxxxx is integrated with the high-quality video processor which satisfies a variety of customer's requests for image quality to develop the state-of-the-art DTV system. The multi-core CPUs and GPUs deliver high performance for modern Linux and Android TVs. The up-to-date ARM and Mali architecture ensures the best software compatibility. Applications, such as HTML5, Java, Flash, and so on, are implemented with less efforts.

The MediaTek Professional PQ Engine includes all of MediaTek's most advanced color-tuning tools. MediaTek unique color processor with specially-designed color remapping systems assist System-developers to identify PQ characteristics of all the range of panel models quickly and easily. Moreover, MediaTek's innovated UltraClear video processor adopts the new technology for multi-frame video recovery so that contents or details can be restored perfectly and the noises or artifacts from broadcasting or internet can be eliminated.

The MT9685xxxxxx for DTV/MM/OTT applications into a single device, reducing the overall system BOM cost. With versatile peripheral connectivity ports, like HDMI, USB, Ethernet, CVBS, etc., the MT9685xxxxxx can serve as a high-quality media center in home entertainment field.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MT9685xxxxxx has an ultra-low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.

Features:

1. Combo Front-End Demodulators
2. Advanced Multi-Core CPU and 3D GPU
3. 3D Formatter Engine
4. Multi-Standard A/V Format Decoder
5. MediaTek High Performance Video Processor and MediaTek Professional PQ Engine
6. Home Theater Sound Processor
7. Internet and Variety of Connectivity Support
8. Peripheral and Power Management
9. Robust and Efficient Security Engine
10. Full Multi-Media Decoders Including HEVC Decoder Supporting up to UHD/60fps Resolution

High Performance Micro-processor

- ARM Advanced Multi-Core Cortex CPU
- 32KB/32KB I/D cache
- 512KB L3 cache
- Supports Neon instruction sets

3D Graphic GPU

- ARM Advanced Multi-Core Mali GPU
- Vulkan 1.1
- Supports OpenGL ES 3.2/2.0/1.1
- Supports OpenCL 2.0
- Supports DirectX 11 FL9_3
- Supports rendering size up to UHD

Transport Stream De-multiplexer

- Supports two parallel and one serial TS inputs interfaces, with or without sync signal
- Supports one of TS PAD is programmable TS input/output
- Supports external demodulators
- TS data rate is 140Mbit/s for serial and 56MByte/s for parallel
- 128 general purpose PID filters and 128 section filters for all transport stream demultiplexer
- Supports additional audio/video/PCR filters
- Supports time-shift
- Supports 3DES/DES and AES encryption/decryption

MPEG-2 Video Decoder

- ISO/IEC 11172-2 MPEG-1 video format decoding
- ISO/IEC 13818-2 MPEG-2 video MP@HL and HD level
- Supports resolution up to HDTV (1080p60,1080i, 720p) and SDTV
- Supports dual stream decoding for 3D content
- Supports for FHDp60 2x fast forwarding playback

MPEG-4 Video Decoder

- ISO/IEC 14496-2 MPEG-4 ASP video decoding up to HD level
- Supports resolutions up to HDTV (1080p@60fps)
- Supports FLV version1 video format decoding
- Supports dual stream decoding for 3D content

H.264 Decoder

- ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 5.2) video decoding
- Supports resolution up to 4096x2160@60fps
- Supports bitrate up to 135Mbps
- Supports resolutions for all DVB, ATSC, HDTV,DVD and VCD
- Supports SVAF 2ES (for Dual Decode)
- Supports MVC 3D decoding up to 1080p@60fps

VP8 Decoder

- Supports Google VP8 decoder
- Supports resolution up to 1920x1080@60fps
- Supports maximum bitrate up to 50Mbps

VP9 Decoder

- Supports Google VP9 decoder
- Supports 4:2:0 subsampling and 8bit/10bit color depth
- Supports max resolution and frame rate 4096x2160@60fps
- Supports max bitrate up to 100Mbps

AV1 Video Decoder

- Supports AV1 video decoding
- Supports Main profile, level 5.1
- Supports 8-bit/10-bit color depth
- Supports resolution up to 4096x2304@60fps
- Supports max bitrate up to 100Mbps

HEVC (H.265) Decoder

- Supports HEVC/H.265 video decoding
- Supports Main/Main-10 profile, and Scalable
- Main/Scalable Main-10 profile, level 5.1, high tier
- Supports 8-bit/10-bit color depth
- Supports resolution up to 4096x2160@60fps, or 4096x2160@60fps+1920x1080@60fps for Dolby Vision
- Supports max bitrate upto 100Mbps

H.264 Encoder Optional

- Supports H.264 encoding, Main Profile, level 4.1
- Maximum output frame-rate/resolution: 1920x1080@30fps, 1280x720@60fps

- Supports MVs: 16x16, 16x8, 8x16, 8x4, 4x8, 4x4
- Supports up to quarter-pel
- Supports up to two reference frames

Hardware JPEG Decoder

- Supports upto 1920x1080@30fps,
- 1280x720@60fps
- Supports formats: 422/411/420/444/422T
- Supports scaling down ratios: 1/2x1/2, 1/4x1/4, 1/8x1/8
- Supports both color and grayscale pictures
- Supports sequential mode, single scan
- Supports programmable Region of Interest (ROI)
- Following the file header scan the hardware decoder fully handles the decode process

VC-1 Video Decoder

- Supports SMPTE-421M (VC1 video) decoding up to AP@L3 (2048x1024p60)
- Supports dual stream decoding for 3D content

NTSC/PAL/SECAM Video Decoder

- Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B,D, G, H, M, N, I, Nc), and SECAM standards
- Automatic standard detection
- Motion adaptive 3D comb filter
- Supports CVBS & Y/C S-video inputs
- Supports V-chip

Multi-Standard TV Sound Processor

- Supports BTSC/A2 demodulation
- Supports FM/AM demodulation
- Supports MTS Mode Mono/Stereo/SAP in BTSC mode
- Supports Mono/Stereo/Dual in A2 mode
- Built-in audio sampling rate conversion (SRC)
- Audio processing for loudspeaker channel,including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls
- Advanced sound processing options available,for example: Dolby, DTS, DBX-TV
- Supports digital audio format : MPEG-1, MPEG-2 (Layer I/II), MP3, AAC-LC, HE-AAC, WMA, WMA9 Pro

- Supports Multi-stream programs: Dolby MS12-B Optional, Dolby MS12-D Optional, Dolby MS12-Y Optional, Dolby MS12-Z Optional, and DTS M6 Optional , DTS M6 multistream decoder/encoder
- Supports Audio Description
- Supports MPEG audio encoding
- Supports time-shifting PVR
- Supports programmable delay for audio/video Synchronization

Audio Interface

- One L/R audio line-input
- One L/R output for main speaker or additional line-output
- Supports stereo headphone driver
- I2S digital audio output and input
- S/PDIF digital audio output and input
- Supports HDMI receiver ARC function
- Supports PDM input for 2/4 channels digital microphone

Analog RGB Compliant Input Ports

- Two analog ports support up to 1080P
- Supports PC RGB input up to SXGA@75Hz
- Supports HDTV RGB/YPbPr/YCbCr
- Supports Composite Sync and SOG Sync-on-Green
- Automatic color calibration

Analog RGB Auto-Configuration & Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing,positioning, offset and gain configuration
- Sync Detection for H/V Sync

DVI/HDCP/HDMI Compliant Input Ports

- Four HDMI/DVI input ports
- HDMI 2.0b/1.4b Compliant
- HDMI 2.1
- Max bit rate upto 6Gbps in TMDS
- VRR and Dynamic HDR EM packet
- MediaTek iSwitch for fast HDMI switching
- HDCP 2.2/1.4 Compliant
- Supports HDMI CEC
- Supports HDMI ARC/eARC TX

- Robust receiver with excellent long-cable support

MediaTek High Performance Video Processor

- Video Processing Engine
- Supports up to 4K UHD@60p
- 10/12-bit Internal Data Processing
- Arbitrary Frame Rate Conversion
- Video Care Technology
- Video Line Broken Artifact Detection and Removal
- Video Detection & Repairing Technology for Lousy Inputs such as Internet Streaming
- Fully Programmable Multi-Function ScalingEngine
- High-Quality Filters with Programmable Parameter
- An advanced Zoom Algorithm providing Aliasing/Ringing Suppression
- Nonlinear Video Scaling supports various modes including Panorama
- Supports Dynamic Scaling for VC-1
- Fully Programmable Zoom Ratios for Up/Down Scaling
- Independent Horizontal and Vertical Zoom
- Deinterlacer
- Advanced Motion Compensated Video Deinterlacing with Motion Object Stabilizer
- Motion De-Flickering
- Motion Adaptive Deinterlacer
- Edge-Oriented Deinterlacer with Edge Smoothing and Artifact Removal
- Automatic 3:2/2:2/M:N Pull-Down Detection and Recovery
- MediaTek Genuine 3D
- Supports Mandatory 3D Format
- Motion Frame Rate Conversion
- Supports Frame Repeat Frame Rate Conversion
- Supports 4K Motion Compensated Frame Rate Conversion
- Advanced Halo Reduction
- Automatic Film-Mode Detection/Film Judder Cancellation
- Search Range: Big H and V search range to handle fast motion
- Supports Logo Detection and Protection

- Supports Small Object Detection and Protection
- Supports LetterBox
- Backlight Technology
- Supports Direct and Edge Types Local Dimming
- Programmable Light Spread Profile
- Content Adaptive LCD Backlight Control
- High Dynamic Range
- Supports SMPTE ST-2084/ST-2086
- Supports ARIB STD-B67(Hybrid Log Gamma)/BT.2100
- Supports 2094-40 (HDR10 plus)optional
- Supports ITU-R BT.2100
- Ultra HD Premium Ready
- Dolby Vision
- Response Time Compensation
- Supports Overdrive Technology

MediaTek Professional PQ Engine

- UltraClear
- MPEG Artifact Removal
- Advanced Adaptive Block Noise Reduction
- Advanced Mosquito Noise Cancellation
- Supports DCR Engine
- UltraClear Noise Reduction
- Ultimate 3D Motion-Compensated Temporal Filtering
- Auto Noise Estimation
- 3D Noise Reduction
- 3D Temporal Noise Reduction for Lousy Air/Cable Input
- S-Powers
- Video Enhancement Processor
- Advanced 3D Independent Multi-Band Control Sharpness Technology
- Advanced Video Enhancement Algorithm provides Aliasing/Ringing Suppression
- Advanced Chroma Transient Improvement
- Supports Luma Transient Improvement
- Super Resolution
- Local Detail Enhancement
- SuperiorClear Multi-Directional

Anti-Aliasing and Jagged Compensation Technology

- SuperiorClear Enhance Management
- MACE
- MediaTek Advanced Color Engine
- MediaTek Graffito Color Manager
- Color Stain Removal Technology
- Standard Color Format and Processing
- Fully Programmable Input/Output
- CSC
- BT601, BT709, BT2020 (CL/NCL)
- xvYCC601, xvYCC709
- AdobeRGB, AdobeYCC601
- sRGB, sYCC601
- Fully Programmable 12-bit RGB Gamma
- Gamut Mapping
- Nonlinear/Linear RGB Domain Gamut Mapping
- Supports 2D Gamut Mapping
- Supports 3D Gamut Mapping
- Luce
- Contrast Enhancement
- Real-Time Content Adaptive Contrast Enhancement with Chroma Compensated
- Ultra Contrast Dimming
- SDR to HDR

Output Interface

- Single/Dual link 8-bit/10-bit LVDS output
- Supports panel resolution up to Full HD 1920x1080@60Hz (LVDS 2ch)
- 8-lane 8-bit/10-bit Vby1 output (configurable width: 2/4/8 lane)
- Supports panel resolution up to Ultra HD @60Hz (Vby1 8 lane)
- Supports OSD bypass to MTK FRC 120Hz/240Hz chipOptional
- Supports TCON:EPI interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CMPI interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:ISP interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CHPI interface, panel resolution up to Ultra HD@60Hz

- Supports TCON:CEDS interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CSPI interface, panel resolution up to Ultra HD@60Hz
- Supports TTL output, update to 1920x1080@60Hz
- Supports programmable timing controller
- Supports dithering options
- Spread spectrum output frequency for EMI suppression
- Supports 60Hz 3D polarized panel (line interleave)
- Supports Cinema output mode

CVBS Video Encoder

- Supports all NTSC/PAL TV Standard
- Stand-alone scaling engine (no vertical scaling up)
- Programmable Hue, Contract, Brightness
- Supports WSS output

CVBS Video Output

- Allows CVBS output of digital content to SCART

2D Graphics Engine

- Hardware Graphics Engine for responsive interactive applications
- Supports line draw, rectangle draw/fill and text draw
- Supports BitBlt, Stretch BitBlt, Italic BitBlt, Mirror BitBlt and Rotate BitBlt
- Supports alpha-blending operation
- Supports source/destination color key and alpha key
- Supports dither
- Supports color format conversion and format transformation
- Raster Operation (ROP)
- Supports DFB and Porter-Duff operation

VIF Demodulator

- Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
- Supports low IF architecture
- Audio/Video internal dual-path processor
- Locking range improvement

ATSC/QAM Demodulator

- ATSC A/53 compliant 8VSB
- ITU-T J.83 Annex B, SCTE DVS-031 compliant 64/256QAM receiver
- 2010 - A74 compliant
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- Integrated deinterleaver RAM for Level 1 J=1 and Level 2 J= 1,2,3,4
- Supports LIF interfaces

DVB-C Demodulator

- Compliant with ITU J.83 Annex A/C DVB-C (EN 300 429)
- Supports 1-7.2 M Baud symbol rate
- Automatic blind channel scan (constellation and symbol rate)
- Supports LIF interfaces
- IIS performance improvement

DVB-T Demodulator

- Compliant with DVB-T (ETSI EN 300 744)
- Nordig 2.2.2, D-book 7.0 compliant
- Accept low IF inputs in 6, 7, 8MHz channel bandwidths
- Supports all guard intervals (1/32 to 1/4)
- Supports all constellations (QPSK, 16-QAM, 64-QAM)
- Ultra fast automatic blind UHF/VHF channel scan
- Optimized for SFN channels with pre/postcursive echoes inside/outside the guard
- Phase-Noise suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- CNR performance improvement
- Outside-GI performance improvement

DVB-T2 Demodulator

- Compliant with DVB-T2 (ETSI EN 302 755) v1.3.1, T2-base & T2-Lite profile

- Nordig Unified 2.2.2, D-Book 7.0 compliant
- Supports all guard intervals (1/128 to 1/4)
- Supports all FFT modes from 1K to 32K
- Supports all long and short block code rates (1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 2/5, 1/3)
- Supports all constellations (QPSK, 16-QAM,64-QAM, 256-QAM)
- Transmit diversity (MISO) support
- Supports all scattered pilot patterns (PP1 to PP8)
- Supports rotated and non-rotated constellations
- Supports single and multiple PLPs
- Accept low IF inputs in 1.7, 5, 6, 7, 8MHz channel bandwidths
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- Outside GI improvement
- Locking time improvement

DVB-S Demodulator

- Compliant with DVB-S (ETSI EN 300 421)
- Data Rate: 1-70 Msps
- Code Rates: 1/2, 2/3, 3/4, 5/6, 7/8
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Supports Automatic FEC and Modulation
- Integrated FEC decoders for near Shannon limit performances
- Integrated signal quality and BER monitors
- Improved CNR performance

DVB-S2 Demodulator

- Compliant with DVB-S2 (ETSI EN 302 307)
- Data Rate: 1-70 Msps for QPSK , 8PSK, 16APSK, 1-57 sps for 32APSK
- Constellations: QPSK , 8PSK , 16APSK and 32APSK
- QPSK Code Rates: 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
- 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10
- 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
- 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10
- Supports CCM and VCM
- Supports Single Transport Stream and Multiple Transport Streams
- Roll-off factors for pulse shaping: 0.2, 0.25, and 0.35
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Supports Automatic FEC and Modulation
- Integrated FEC decoders for near Shannon limit performances
- Integrated signal quality and BER monitors

DVB-S2X Demodulator

- Compliant with DVB-S2 Extensions (ETSI EN302 307-2, Broadcast services except for Channel Bonding)
- Data Rate: 1-70 Msps for QPSK , 8PSK, 8APSKL, 16APSK, 16APSK-L, 1-57 Msps for 32APSK, and 32APSK-L
- Constellations: QPSK , 8PSK, 8APSK-L, 16APSK, 16APSK-L, 32APSK, and 32APSK-L
- QPSK Code Rates: 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 13/45, 9/20, 11/20

- 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10, 23/36, 25/36, 13/18
- 8APSK-L Code Rates: 5/9, 26/45
- 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 26/45, 3/5, 28/45, 23/36, 25/36, 13/18, 7/9, 77/90
- 16APSK-L Code Rates: 5/9, 8/15, 1/2, 3/5, 2/3
- 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10, 32/45, 11/15, 7/9
- 32APSK-L Code Rates: 2/3
- Supports CCM and VCM
- Supports Single Transport Stream and Multiple Transport Streams
- Roll-off factors for pulse shaping: 0.05, 0.1, 0.15, 0.2, 0.25, and 0.35
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Supports Automatic FEC and Modulation
- Integrated FEC decoders for near Shannon limit performances
- Integrated signal quality and BER monitors

Connectivity

- Three USB 2.0 host ports
- USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting
- Embedded 10/100 Ethernet PHY
- Supports Ethernet Wake-On-Lan

Miscellaneous

- DRAM interface supports DDR3
- Supports PVR
- Parallel interface for external parallel eMMC flash and NAND flash support
- Power control module with ultra low power MCU available in standby mode

- 542-ball BGA package

Parameter	Symbol	Min	Typ	Max	Unit
3.3V Supply Voltages	V _{VDD_33}		TBD		V
1.5V Supply Voltages (DDR3)	V _{VDD_15}		TBD		V
Core Supply Voltages	V _{VDD_core}		TBD		V
CPU Supply Voltages	V _{VDD_cpu}		TBD		V
Ambient Operating Temperature	T _A	0		70	°C
junction Temperature	T _J			125	°C

Table 11: Recommended Operating Conditions

B. MEDIATEK G32 (U108)

The MT9675xxxxxx is MediaTek's latest SOC solution for UHD smart TV. Based on MediaTek's advanced technologies, the MT9675xxxxxx is integrated with the high-quality video processor which satisfies a variety of customer's requests for image quality to develop the state-of-the-art DTV system. The multi-core CPUs and GPUs deliver high performance for modern Linux and Android TVs. The up-to-date ARM and Mali architecture ensures the best software compatibility.

Applications, such as HTML5, Java, Flash, and so on, are implemented with less efforts.

The MediaTek Professional PQ Engine includes all of MediaTek's most advanced color-tuning tools. MediaTek unique color processor with specially-designed color remapping systems assist System-developers to identify PQ characteristics of all the range of panel models quickly and easily.

The MT9675xxxxxx for DTV/MM/OTT applications into a single device, reducing the overall system BOM cost. With versatile peripheral connectivity ports, like HDMI, USB, Ethernet, CVBS, etc., the MT9675xxxxxx can serve as a high-quality media center in home entertainment field.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MT9675xxxxxx has an ultra-low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.

MT9675xxxxxx is a highly integrated smart TV solution, which supports LVDS/Vby1 output, DTV channel decoding, MPEG decoding, AV1 decoding, and security OS. MT9675xxxxxx serves full functions of multi-media centers with a high performance CPU, GPU, and AV CODEC/security engines.

1. Combo Front-End Demodulators
2. Advanced Multi-Core CPU and 3D GPU
3. 3D Formatter Engine
4. Multi-Standard A/V Format Decoder
5. MediaTek High Performance Video Processor and MediaTek Professional PQ Engine
6. Home Theater Sound Processor
7. Internet and Variety of Connectivity Support
8. Peripheral and Power Management

9. Robust and Efficient Security Engine

10. Full Multi-Media Decoders Including AV1/ HEVC Decoder Supporting up to FHD/60fps Resolution

High Performance Micro-processor

- ARM Advanced Multi-Core Cortex PU
- 32KB/32KB I/D cache
- 512KB L2 cache
- Supports Neon instruction sets

3D Graphic GPU

- ARM Advanced Multi-Core Mali GPU
- Vulkan 1.1
- Supports OpenGL ES 3.2/2.0/1.1
- Supports OpenCL 2.0
- Supports DirectX 11 FL9_3
- Supports rendering size up to UHD

Transport Stream De-multiplexer

- Supports two parallel and one serial TS inputs interfaces, with or without sync signal
- Supports one of TS PAD is programmable TS input/output
 - Supports external demodulators
 - TS data rate is 140Mbit/s for serial and 56MByte/s for parallel
 - 128 general purpose PID filters and 128 section filters for all transport stream demultiplexer
 - Supports additional audio/video/PCR filters
 - Supports time-shift
 - Supports 3DES/DES and AES encryption/decryption

MPEG-2 Video Decoder

- ISO/IEC 11172-2 MPEG-1 video format decoding
- ISO/IEC 13818-2 MPEG-2 video MP@HL and HD level
- Supports resolution up to HDTV (1080p60,1080i, 720p) and SDTV
- Supports dual stream decoding for 3D content
- Supports for FHDp60 2x fast forwarding playback

MPEG-4 Video Decoder

- ISO/IEC 14496-2 MPEG-4 ASP video decoding up to HD level
- Supports resolutions up to HDTV (1080p@60fps)

- Supports Divx Home Theater & HD profiles
- Supports FLV version1 video format decoding
- Supports dual stream decoding for 3D content

H.264 Decoder

- ITU-T H.264, ISO/IEC 14496-10(main and high profile up to level 5.2) video decoding
- Supports resolutions up to 4096x2160@fps
- Supports bitrate up to 135Mbps
- Supports resolutions for all DVB, ATSC, HDTV,DVD and VCD
- Supports SVAF 2ES (for Dual Decode)
- Supports MVC 3D decoding up to 1080p@60fps

VP8 Decoder

- Supports Google VP8 decoder
- Supports resolution up to 1920x1080@60fps
- Supports maximum bitrate up to 50Mbps

VP9 Decoder

- Supports Google VP9 decoder
- Supports 4:2:0 subsampling and 8bit/10bit color depth
- Supports max resolution and frame rate 4096x2160@60fps
- Supports max bitrate up to 100Mbps

AVS+ DecoderOptional

- Supports Broadcasting profile,level 6.0.1.08.60(AVS+)
- Supports Jizhun profile, level 6.0
- Supports bitrate up to 50Mbps
- Supports resolution up to 1920x1080@60fps
- Supports dual stream decoding

AVS2 DecoderOptional

- Supports AVS2 video decoding
- Supports Main-10bit profile, level 8.2.60
- Supports 8-bit/10-bit color depth
- Supports resolution up to 4096x2304@60fps
- Supports max bitrate up to 100Mbps

AV1 Video Decoder Optional

- Supports AV1 video decoding
- Supports Main profile, level 5.1
- Supports 8-bit/10-bit color depth
- Supports resolution up to 4096x2304@60fps
- Supports max bitrate up to 100Mbps

LZMA Compression

- Supports ACP interface
- Supports LZMA proprietary format
- Supports fixed 4KB
- Supports Input data rate 56MB/s
- Supports Output data rate 133MB/s
- Supports Command Queue

RealMedia DecoderOptional

- Supports RV8, RV9, RV10 decoders
- Supports file formats with RM and RMVB
- Supports maximum resolution up to 1080p@60fps
- Supports Picture Re-sampling
- Supports in-loop de-block for B-frame
- Supports dual stream decoding

HEVC (H.265) Decoder

- Supports HEVC/H.265 video decoding
- Supports Main/Main-10 profile, and Scalable Main/Scalable Main-10 profile, level 5.1, hightier
- Supports 8-bit/10-bit color depth
- Supports resolution up to 4096x2160@75fps, or 4096x2160@60fps+1920x1080@60fps for Dolby Vision
- Supports max bitrate upto 100Mbps

H.264 EncoderOptional

- Supports H.264 encoding, Main Profile, level 4.1
- Maximum output frame-rate/resolution:1920x1080@30fps, 1280x720@60fps
- Supports MVs: 16x16, 16x8, 8x16, 8x4, 4x8,4x4
- Supports up to quarter-pel
- Supports up to two reference frames

Hardware JPEG Decoder

- Supports upto 1920x1080@30fps, 1280x720@60fps
- Supports formats: 422/411/420/444/422T
- Supports scaling down ratios: 1/2x1/2, 1/4x1/4, 1/8x1/8
- Supports both color and grayscale pictures
- Supports sequential mode, single scan
- Supports programmable Region of Interest(ROI)
- Following the file header scan the hardware decoder fully handles the decode process

VC-1 Video DecoderOptional

- Supports SMPTE-421M (VC1 video) decoding up to AP@L3 (2048x1024p60)
- Supports dual stream decoding for 3D content

NTSC/PAL/SECAM Video Decoder

- Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B,D, G, H, M, N, I, Nc), and SECAM standards
- Automatic standard detection
- Motion adaptive 3D comb filter
- Supports CVBS & Y/C S-video inputs
- Supports Teletext and V-chip

Multi-Standard TV Sound Processor

- Supports BTSC/A2 demodulation
- Supports NICAM/FM/AM demodulation
- Supports MTS Mode Mono/Stereo/SAP inBTSC mode
- Supports Mono/Stereo/Dual in A2/NICAM mode
- Built-in audio sampling rate conversion (SRC)
- Audio processing for loudspeaker channel,including volume, balance, mute, tone, EQ,virtual stereo/surround and treble/bass controls
- Advanced sound processing options available,for example: Dolby1, DTS2, DBX-TV3
- Supports digital audio format : MPEG-1, MPEG-2 (Layer I/II), MP3, AAC-LC, HE-AAC, WMA, WMA9 Pro
- Supports Multi-stream programs : Dolby MS12-B **Optional**, Dolby MS12-D **Optional**,

Dolby MS12-Y **Optional**,
Dolby MS12-Z **Optional**,
and DTS M6 **Optional**,
DTS M6 multistream decoder/encoder

- Supports Audio Description
- Supports MPEG audio encoding
- Supports time-shifting PVR
 - Trademark of Dolby Laboratories
 - Trademark of DTS, Inc. Optional Please see Ordering Guide for details
 - Trademark of DBX-TV, Inc.
- Supports programmable delay for audio/video synchronization

Audio Interface

- One L/R audio line-input
- One L/R output for main speaker or additional line-output
- Supports stereo headphone driver
- I2S digital audio output and input
- S/PDIF digital audio output and input **optional**
- Supports HDMI receiver ARC function
- Supports PDM input for 2/4 channels digital microphone

Analog RGB Compliant Input Ports

- Two analog ports support up to 1080P
- Supports PC RGB input up to SXGA@75Hz
- Supports HDTV RGB/YCbCr
- Supports Composite Sync and SOG Sync-on-Green
- Automatic color calibration

Analog RGB Auto-Configuration & Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing, positioning, offset and gain configuration
- Sync Detection for H/V Sync

DVI/HDCP/HDMI Compliant Input Ports

- Four HDMI/DVI input ports
- HDMI 2.0b/1.4b Compliant
- HDMI 2.1
 - Max bit rate upto 6Gbps in TMDS
 - VRR and Dynamic HDR EM packet
- MediaTek iSwitch for fast HDMI switching

- HDCP 2.2/1.4 Compliant
- Supports HDMI CEC
- Supports HDMI ARC TX
- Robust receiver with excellent long-cable support

MediaTek High Performance Video Processor

- Video Processing Engine
 - Supports up to 4K UHD@60p
 - 10/12-bit Internal Data Processing
 - Arbitrary Frame Rate Conversion
- Video Care Technology
 - Video Line Broken Artifact Detection and Removal
 - Video Detection & Repairing Technology for Lousy Inputs such as Internet Streaming
- Fully Programmable Multi-Function Scaling Engine
 - High-Quality Filters with Programmable Parameter
 - An advanced Zoom Algorithm providing Aliasing/Ringing Suppression
 - Nonlinear Video Scaling supports various modes including Panorama
 - Supports Dynamic Scaling for RM, VC-1
 - Fully Programmable Zoom Ratios for Up/Down Scaling
 - Independent Horizontal and Vertical Zoom
- Deinterlacer
 - Motion Compensated Video Deinterlacing with Motion Object Stabilizer
 - Motion Adaptive Deinterlacer
 - Edge-Oriented Deinterlacer with Edge Smoothing and Artifact Removal
 - Automatic 3:2/2:2/M:N Pull-Down

Detection and Recovery

- MediaTek Genuine 3D
 - Supports Mandatory 3D Format
- Backlight Technology
 - Supports Direct and Edge Types Local
- Dimming
 - Programmable Light Spread Profile
 - Content Adaptive LCD Backlight Control
- High Dynamic Range
 - Supports SMPTE ST-2084/ST-2086
 - Supports ARIB STD-B67(Hybrid Log Gamma)/BT.2100
 - Supports 2094-40 (HDR10 plus)

- Supports ITU-R BT.2100
- Ultra HD Premium Ready
- Dolby Vision
- Response Time Compensation
 - Supports Overdrive Technology
- Contrast Enhancement
- Real-Time Content Adaptive Contrast Enhancement with Chroma Compensated
- Ultra Contrast Dimming
 - SDR to HDR

MediaTek Professional PQ Engine

- UltraClear
- MPEG Artifact Removal
- Advanced Adaptive Block Noise Reduction
- Advanced Mosquito Noise Cancellation
- UltraClear Noise Reduction
- 3D Motion-Estimation Temporal Filtering
- 3D Noise Reduction
- 3D Temporal Noise Reduction for Lousy Air/Cable Input
- S-Powers
- Video Enhancement Processor
- Advanced 3D Independent Multi-Band Control Sharpness Technology
- Advanced Video Enhancement Algorithm providesAliasing/Ringing Suppression
- Advanced Chroma Transient Improvement
- Supports Luma Transient Improvement
- Super Resolution
- Local Detail Enhancement
- SuperiorClear Multi-Directional Anti-Aliasing and Jagged Compensation Technology
- SuperiorClear Enhance Management
- MACE
- MediaTek Advanced Color Engine
- MediaTek Graffito Color Manager
- Color Stain Removal Technology
- Standard Color Format and Processing
- Fully Programmable Input/Output CSC
- BT601, BT709, BT2020 (CL/NCL)
- xvYCC601, xvYCC709
- AdobeRGB, AdobeYCC601
- sRGB, sYCC601
- Fully Programmable 12-bit RGB Gamma
 - Gamut Mapping
- Nonlinear/Linear RGB Domain Gamut Mapping
- Supports 2D Gamut Mapping
- Supports 3D Gamut Mapping
- Luce

Output Interface

- Single/Dual link 8/10-bit LVDS output
- Supports panel resolution up to Full HD 1920x1080@60Hz (LVDS 2ch)
- 8 lane 8/10-bit Vby1 output (configurable width: 2/4/8 lane)
- Supports panel resolution up to Ultra HD@60Hz (Vby1 8 lane)
- Supports OSD bypass to MTK FRC 120Hz/240Hz chip Optional
- Supports TCON:miniLVDS 4ch interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:EPI interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CMPI interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:ISP interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CHPI interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CEDS interface, panel resolution up to Ultra HD@60Hz
- Supports TCON:CSPI interface, panel resolution up to Ultra HD@60Hz
- Supports TTL output, update to 1920x1080@60Hz
- Supports programmable timing controller
- Supports dithering options
- Spread spectrum output frequency for EMI suppression
- Supports 60Hz 3D polarized panel (line interleave)
- Supports Cinema output mode

CVBS Video Encoder

- Supports all NTSC/PAL TV Standard
- Stand-alone scaling engine (no vertical scaling up)
- Programmable Hue, Contract, Brightness
- Supports TTX/WSS output

CVBS Video Output

- Allows CVBS output of digital content to SCART

2D Graphics Engine

- Hardware Graphics Engine for responsive interactive applications
- Supports line draw, rectangle draw/fill and text draw Supports BitBlt, Stretch BitBlt, Italic BitBlt, Mirror BitBlt and Rotate BitBlt
- Supports alpha-blending operation
- Supports source/destination color key and alpha key
- Supports dither
- Supports color format conversion and format transformation
- Raster Operation (ROP)
- Supports DFB and Porter-Duff operation

VIF Demodulator

- Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
- Supports low IF architecture
- Audio/Video internal dual-path processor
- Locking range improvement

ATSC/QAM Demodulator

- ATSC A/53 compliant 8VSB
- ITU-T J.83 Annex B, SCTE DVS-031 compliant 64/256QAM receiver
- 2010 - A74 compliant
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- Integrated deinterleaver RAM for Level 1 J=1 and Level 2 J= 1,2,3,4
- Supports LIF interfaces

ISDB-T DemodulatorOptional

- Compliant with ISDB-T ARIB STD-B31
- Compliant with ISDB-Tsb ARIB STD-B29
- Supports all modes defined in ISDB-T specs
- Supports all guard ratios: 1/4, 1/8, 1/16, 1/32
- Support LIF interfaces
- Impulse-noise suppression

- Phase noise compensation
- Outside-GI performance improvement
- CNR performance improvement

DVB-C Demodulator

- Compliant with ITU J.83 Annex A/C DVB-C (EN300 429)
- Supports 1-7.2 M Baud symbol rate
- Automatic blind channel scan (constellation and symbol rate)
- Supports LIF interfaces
- IIS performance improvement

DVB-T Demodulator

- Compliant with DVB-T (ETSI EN 300 744)
- Nordig 2.2.2, D-book 7.0 compliant
- Accept low IF inputs in 6, 7, 8MHz channel bandwidths
- Supports all guard intervals (1/32 to 1/4)
- Supports all constellations (QPSK, 16-QAM,64-QAM)
- Ultra fast automatic blind UHF/VHF channel scan
- Optimized for SFN channels with pre/postcursive echoes inside/outside the guard
- Phase-Noise suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- CNR performance improvement
- Outside-GI performance improvement

DVB-T2 DemodulatorOptional

- Compliant with DVB-T2 (ETSI EN 302 755) v1.3.1, T2-base & T2-Lite profile
- Nordig Unified 2.2.2, D-Book 7.0 compliant
- Supports all guard intervals (1/128 to 1/4)
- Supports all FFT modes from 1K to 32K
- Supports all long and short block code rates(1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 2/5, 1/3)
- Supports all constellations (QPSK, 16-QAM,64-QAM, 256-QAM)
- Transmit diversity (MISO) support
- Supports all scattered pilot patterns (PP1 to PP8)

- Supports rotated and non-rotated constellations
- Supports single and multiple PLPs
- Accept low IF inputs in 1.7, 5, 6, 7, 8MHz channel bandwidths
- All digital demodulation and timing recovery loops for tracking frequency and clock offset.
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- Outside GI improvement
- Locking the improvement

DVB-S DemodulatorOptional

- Compliant with DVB-S (ETSI EN 300 421)
- Data Rate: 1-70 Msps
- Code Rates: 1/2, 2/3, 3/4, 5/6, 7/8
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Supports Automatic FEC and Modulation
- Integrated FEC decoders for near Shannon limit performances
- Integrated signal quality and BER monitors
- Improved CNR performance

DVB-S2 DemodulatorOptional

- Compliant with DVB-S2 (ETSI EN 302 307)
- Data Rate: 1-70 Msps for QPSK , 8PSK, 16APSK,1-57 Msps for 32APSK
- Constellations: QPSK , 8PSK , 16APSK and 32APSK
 - QPSK Code Rates: 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
 - 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10
 - 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
 - 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10

- Supports CCM and VCM
- Supports Single Transport Stream and Multiple Transport Streams
- Roll-off factors for pulse shaping: 0.2, 0.25, and 0.35
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Supports Automatic FEC and Modulation
- Integrated FEC decoders for near Shannon limit performances
- Integrated signal quality and BER monitors

DVB-S2X DemodulatorOptional

- Compliant with DVB-S2 Extensions (ETSI EN302 307-2, Broadcast services except for Channel Bonding)
- Data Rate: 1-70 Msps for QPSK , 8PSK, 8APSK-L,16APSK, 16APSK-L, 1-57 Msps for 32APSK, and 32APSK-L
- Constellations: QPSK , 8PSK, 8APSK-L, 16APSK,16APSK-L, 32APSK, and 32APSK-L
 - QPSK Code Rates: 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 13/45, 9/20, 11/20
 - 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10, 23/36, 25/36, 13/18
 - 8APSK-L Code Rates: 5/9, 26/45
 - 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 26/45, 3/5, 28/45, 23/36, 25/36, 13/18, 7/9, 77/90
 - 16APSK-L Code Rates: 5/9, 8/15, 1/2, 3/5, 2/3
 - 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10, 32/45, 11/15, 7/9
 - 32APSK-L Code Rates: 2/3
- Supports CCM and VCM

- Supports Single Transport Stream and Multiple Transport Streams
- Roll-off factors for pulse shaping: 0.05, 0.1, 0.15, 0.2, 0.25, and 0.35
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Supports Automatic FEC and Modulation
- Integrated FEC decoders for near Shannon limit performances

- Integrated signal quality and BER monitors

Connectivity

- Three USB 2.0 host ports
- USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting
- Embedded 10/100 Ethernet PHY
- Supports Ethernet Wake-On-Lan

Miscellaneous

- DRAM interface support DDR3/4
- Supports PVR
- Parallel interface for external parallel eMMC flash and NAND flash support
- Power control module with ultra low power MCU available in standby mode
- 542-ball BGA package
- Operating Voltages: TBD

Recommended Operating Condition:

Parameter	Symbol	Min	Typ	Max	Unit
3.3V Supply Voltages	V_{VDD_33}	3.14	3.3	3.46	V
1.5V Supply Voltages (DDR3)	V_{VDD_15}	1.43	1.5	1.57	V
Core Supply Voltages	V_{VDD_core}	TBD			V
		TBD			V
CPU Supply Voltages	V_{VDD_cpu}	TBD			V
		TBD			V
Ambient Operating Temperature	T_A	0		70	°C
Junction Temperature	T_J			125	°C

Table 12: Recommended Operating Conditions

Absolute Maximum Ratings:

Parameter	Symbol	Min	Max	Unit
3.3V Supply Voltages	V_{VDD_33}		3.63	V
1.5V Supply Voltages	V_{VDD_15}		1.65	V
Core Supply Voltages	V_{VDD_core}		TBD	V
CPU Supply Voltages	V_{VDD_cpu}		TBD	V
Input Voltage (5V tolerant inputs)	$V_{IN5Vtol}$		5.3	V
Input Voltage (non 5V tolerant inputs)	V_{IN}		V_{VDD_33}	V
Storage Temperature	T_{STG}	-40	150	°C

Table 13: Absolute Maximum Ratings

7. EMMC

A. SAMSUNG EMMC 8GB KLM8G1GETF-B041 BGA153 (U103)

Description:

SAMSUNG eMMC is an embedded MMC solution designed in a BGA package form. eMMC operation is identical to a MMC device and therefore is a simple read and write to memory using MMC protocol v5.1 which is a industry standard. eMMC consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area (VDDF or VCC) whereas 1.8V or 3V dual supply voltage (VDD or VCCQ) is supported for the MMC controller. SAMSUNG eMMC supports HS400 in order to improve sequential bandwidth, especially sequential read performance. There are several advantages of using eMMC. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market. The embedded flash management software or FTL (Flash Transition Layer) of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance.

Key Features:

- Embedded MultiMediaCard Ver. 5.1 compatible.
- SAMSUNG eMMC supports features of eMMC5.1 which are defined in JEDEC Standard
 - Major Supported Features : HS400, Field Firmware Update, Cache, Command Queuing, Enhanced Strobe Mode, Secure Write Protection, Partition types
 - Non-supported Features : Large Sector Size (4KB)
- Backward compatibility with previous MultiMediaCard system specification (1bit data bus, multi-eMMC systems)
- Data bus width : 1bit (Default), 4bit and 8bit
- MMC I/F Clock Frequency : 0 ~ 200MHz
- MMC I/F Boot Frequency : 0 ~ 52MHz

- Temperature : Operation (-25°C ~ 85°C), Storage without operation (-40°C ~ 85°C)
- Power : Interface power → VCCQ(1.70V ~ 1.95V), Memory power → VCC(2.7V~ 3.6V)

Item	Min	Max	Unit
V _{CCQ}	1.70	1.95	V
V _{CC}	2.7	3.6	V
V _{SS}	-0.5	0.5	V

Table 14: Supply Voltage

B. SAMSUNG eMMC 16GB KLMAG1JETDB041 FBGA153 (U103)

Description:

SAMSUNG eMMC is an embedded MMC solution designed in a BGA package form. eMMC operation is identical to a MMC device and therefore is a simple read and write to memory using MMC protocol v5.1 which is a industry standard. eMMC consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area (VDDF or VCC) whereas 1.8V or 3V dual supply voltage (VDD or VCCQ) is supported for the MMC controller. SAMSUNG eMMC supports HS400 in order to improve sequential bandwidth, especially sequential read performance. There are several advantages of using eMMC. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market. The embedded flash management software or FTL (Flash Transition Layer) of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance.

Key Features:

- Embedded MultiMediaCard Ver. 5.1 compatible.
- SAMSUNG eMMC supports features of eMMC5.1 which are defined in JEDEC Standard
 - Major Supported Features : HS400, Field Firmware Update, Cache, Command Queuing, Enhanced Strobe Mode, Secure Write Protection, Partition types
 - Non-supported Features : Large Sector Size (4KB)
- Backward compatibility with previous MultiMediaCard system specification (1bit data bus, multi-eMMC systems)
- Data bus width : 1bit (Default), 4bit and 8bit
- MMC I/F Clock Frequency : 0 ~ 200MHz
- MMC I/F Boot Frequency : 0 ~ 52MHz
- Temperature : Operation (-25°C ~ 85°C), Storage without operation (-40°C ~ 85°C)
- Power : Interface power → VCCQ(1.70V ~ 1.95V), Memory power → VCC(2.7V~ 3.6V)

Item	Min	Max	Unit
V _{CCQ}	1.70	1.95	V
V _{CC}	2.7	3.6	V
V _{SS}	-0.5	0.5	V

Table 15: Supply Voltage

8. USB INTERFACE

USB POWER SWITCH ADJ SAFE JW7111SOTB SOT23-6 (U115-U116)

Description:

The JW® 7115 series and JW7111 are all single channel current-limited power switch optimized for Universal Serial Bus (USB) and other hot-swap applications. The rise and fall times are controlled to minimize current overshoot or undershoot during switches on/off. The device has fast short-circuit response time for improved overall system robustness. It provides a complete protection solution, such as over-current protection, over-temperature protection and short-circuit protection, as well as controlled rise time and under-voltage lockout function. A 7.5ms de-glitch time on the open-drain Flag output prevents false over-current reporting. JW7115 Series offer SOT23-5 package. JW7111 offers both DFN2X2-6 and SOT23-6 packages.

Features:

- 50mΩ Integrated N-MOSFET Switch
- Accurate Current Limit
- FLG: active low
- Constant-Current During Over-Current
- Fast Short-Circuit Response Time: 2μs (typ.)
- Operating Range: 2.7V - 5.5V
- Built-in Soft-Start with 3ms Typical Rise Time
- Over-Current, Output Over-Voltage and Thermal Protection
- Fault Report (FAULT) with De-glitch Time
- UL Recognized, File Number E497605
- IEC Recognized, File Number DK-69902-UL
- ESD Protection: 2kV HBM, 500V CDM
- Available in SOT23-5, SOT23-6 and DFN2X2-6 Packages

Applications:

- Set-Top Boxes
- LCD TVs & Monitors
- Residential Gateways
- Laptops, Desktops, Servers, e-books, Printers, Docking Stations, HUBs




Figure 21: Pin Description

Pin Description:

SOT23-5	SOT23-6	DFN2X2-6	Pin Name	Description
1	6	1	VOUT	Output voltage
2	2	5	GND	Ground(0V)
3	4	3	FLG	Active-low open-drain output, asserted during overcurrent, over-temperature.
4	3	4	EN/EN	Enable input JW7115/JW7115-1/JW7115-2/JW7111: logic high turns on power switch. JW7115A/JW7115A-1/JW7115A-2/JW7111A: logic low turns on power switch.
5	1	6	VIN	Input, connect a $0.1\mu F$ or greater ceramic capacitor from VIN to GND as close to IC as possible.
-	5	2	ILIM	Use external resistor to set current-limit threshold; Recommended $10k\Omega \leq R_{LIM} \leq 232k\Omega$.

Absolute Maximum Ratings:

V_{IN} PIN	-0.3V to 6.5V
V_{OUT} PIN	-0.3V to 6.5V
Other Pins Voltage	-0.3V to 6.5V
ILIM Source Current	1mA
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C

Table 16: Pin Description & Absolute Maximum Ratings

Recommended Operating Conditions:

V _{IN} PIN	2.7V to 5.5V
V _{OUT} PIN	0V to (V _{IN} +0.2V)
EN/ \overline{EN} PIN Voltage	0V to 5.5V
High-Level Input Voltage on EN/ \overline{EN}	1.4V to V _{IN}
Low-Level Input Voltage on EN/ \overline{EN}	0V to 0.5V
Operating Junction Temperature	-40°C to +125°C

Table 17: Recommended Operating Conditions

Electrical Characteristics:

TA = +25 °C, VIN = 2.7V to 5.5V, V_{EN} = 0V or V_{EN} = VIN, unless otherwise stated.

Item	Symbol	Condition ⁵⁾	Min.	Typ.	Max.	Units		
Supply								
Input UVLO	V _{UVLO}	VIN Rising	2.4	2.65	2.85	V		
Input UVLO Hysteresis	ΔV _{UVLO}	VIN Decreasing	25	30	35	mV		
Input Shutdown Current	I _{SHDN}	VIN= 5.5V, Disabled, V _{OUT} = Open	0.1	1	10	uA		
Input Quiescent Current	I _Q	VIN= 5.5V, Enabled, V _{OUT} = Open	80	130	200	uA		
Power Switch								
Switch On-Resistance	R _{DSON}	SOT2x3-5	T _J = +25 °C, VIN= 5.0V	50	55	mΩ		
			-40 °C ≤ T _A ≤ +85 °C		60			
		SOT23-6	T _J = +25 °C, VIN= 5.0V	50	55			
			-40 °C ≤ T _A ≤ +85 °C		60			
		DFN2X2-6	T _J = +25 °C, VIN= 5.0V	50	60			
			-40 °C ≤ T _A ≤ +85 °C		75			
Output Turn-On Rise Time	t _R	VIN= 5.5V, C _L = 1μF, R _{LOAD} = 100Ω. Figure 1.		1.1	1.5	ms		
		VIN= 2.7V, C _L = 1μF, R _{LOAD} = 100Ω.		0.7	1			
Output Turn-Off Fall Time	t _F	VIN= 5.5V, C _L = 1μF, R _{LOAD} = 100Ω. Figure 1.		0.1	0.5	ms		
		VIN= 2.7V, C _L = 1μF, R _{LOAD} = 100Ω.		0.1	0.5			
Current Limit								
Current-Limit Threshold (maximum DC output current), V _{OUT} = VIN -0.5V	I _{LIMIT}	JW7115/ JW7115A	-40 °C ≤ T _A ≤ +85 °C	3	3.3	3.6	A	
		JW7115-2/ JW7115A-2		2.0	2.2	2.4		
		JW7115-1/ JW7115A-1		1.1	1.3	1.5		
		JW7111/ JW7111A	R _{LIM} = 10kΩ	-40 °C ~+85 °C	2.2	2.365	2.542	
			R _{LIM} = 15kΩ	-40 °C ~+85 °C	1.54	1.632	1.73	
			R _{LIM} = 20kΩ	T _J = +25 °C	1.18	1.251	1.326	
				-40 °C ~+85 °C	1.16	1.251	1.340	
			R _{LIM} = 49.9kΩ	T _J = +25 °C	0.5	0.530	0.562	
				-40 °C ~+85 °C	0.485	0.529	0.573	
		R _{LIM} = 210kΩ			0.121	0.142	0.162	
		I _{LIMIT} Shorted to VIN			0.05	0.75	0.100	
		I _{LIMIT} Shorted to GND			2.2	2.365	2.542	

Short-Circuit Current Limit, VOUT Connected to GND ⁷⁾	I _{SHORT}	JW7115/ JW7115A			3.2		A
		JW7115-1/ JW7115A-1			1.3		
		JW7115-2/ JW7115A-2			2.2		
		JW7111/ JW7111A	R _{LIM} = 10kΩ		2.62		A
			R _{LIM} = 15kΩ		1.82		
			R _{LIM} = 20kΩ		1.38		
			R _{LIM} = 49.9kΩ		0.57		
Short-Circuit Response Time	t _{SHORT}	V _{OUT} = 0V to I _{OUT} = I _{LIMIT} (V _{OUT} shorted to ground). See Figure 2.			2		μs
<i>Enable Pin</i>							
EN/EN Input Leakage Current	I _{LEAK-EN}	VIN= 5V, V _{EN} = 0V and 6V		-0.5		0.5	uA
Turn-On Time	t _{ON}	C _L = 1μF, R _L = 100Ω. See Figure 1.				3	ms
Turn-Off Time	t _{OFF}	C _L = 1μF, R _L = 100Ω. See Figure 1.				1	ms
<i>Output Discharge</i>							
Discharge Resistance ⁶⁾	R _{DIS}	VIN= 5V, Disabled, I _{OUT} = 1mA			600		Ω
<i>Fault Flag</i>							
FAULT Output Low Voltage	V _{OL}	I _{FAULT} = 1mA				180	mV
FAULT Off Current	I _{FOH}	V _{FAULT} = 6V				1	uA
FAULT Blanking and Latch Off Time(Over-Current)	t _{Blank_OC}	Assertion or de-assertion due to overcurrent		5	7.5	10	ms
<i>Thermal Shutdown</i>							
Thermal Shutdown Threshold ⁷⁾	T _{SHDN}	Enabled, R _{LOAD} = 1kΩ			160		°C
Thermal Shutdown Threshold under Current Limit ⁷⁾	T _{SHDN_OCP}	Enabled, R _{LOAD} = 1kΩ			140		°C
Thermal Shutdown Hysteresis ⁷⁾	T _{HYS}				20		°C

Table 18: Electrical Characteristics

9. CI INTERFACE

17MB185Y Digital CI and Smart Card Interface Block diagram:




Figure 22: CI Interface




Figure 23: CI Schematic

10. SOFTWARE UPDATE

MAIN SOFTWARE UPDATE

In 17MB185Y project, please follow software update procedure:

Method-1

1. Copy MstarUpgrade.bin to USB stick (root directory, FAT32)
2. Enter M-Boot console first (Long press "ENTER" key on Tera Term Console when your device reboot then do AC On)
3. Plug the USB stick to your target board
4. Execute "custar" in M-Boot console to perform upgrading

Method-2

1. Copy upgrade_loader.pkg to root folder of USB stick (or copy Upgrade_loader_no_tvcertificate.pkg if you don't want to erase keys, credentials, etc.)
2. Insert USB disk to one of the USB ports on your TV
3. Power on TV and wait until you see the boot logo

11. TROUBLESHOOTING


A. NO BACKLIGHT PROBLEM

Problem: If TV is working, led is normal and there is no picture and backlight on the panel.


Possible causes: Backlight pin, dimming pin, backlight supply, stby on/off pin

BACKLIGHT_ON/OFF pin should be high when the backlight is ON. Collector pin of Q110 must be low when the backlight is OFF. Please also check panel cables.


Backlight On/Off Circuit



Dimming pin should be high or square wave in open position. It also can be checked at TP110. Please also check panel or power cables and connectors.




Backlight power supply should be in panel specs. Please check Q101, shown below; also it can be checked TP103.



STBY_ON/OFF_NOT should be low for TV on condition, please check Q106's collector.

STBY On/Off Circuit




B. CI MODULE PROBLEM

Problem: CI is not working when CI module inserted.


Possible causes: Supply, supply control pin, detects pins, mechanical positions of pins.

- CI supply should be 5V when CI module inserted. If it is not 5V please check CI_PWR_CTL, this pin should be low.



- Please check mechanical position of CI module. Is it inserted properly or not?
- Detect ports should be low. If it is not low please check CI connector pins, CI module pins.


CI



C. IR PROBLEM

Problem: LED or IR not working

Check LED card supply on 17MB185Y chassis.




D. KEYPAD TOUCHPAD PROBLEMS

Problem: Keypad or Touchpad is not working

Check keypad supply on 17MB185Y.

KEYBOARD




E. USB PROBLEMS

Problem: USB is not working or no USB Detection.

Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high.



USB Control is optional, so U115 and U116 may not be added. Check supply voltages only.




F. NO SOUND PROBLEM

Problem: No audio at main TV speaker outputs.

Check supply voltages of 24V_VCC, VDD_AUDIO and 3V3_AMP with a voltage-meter. There may be a problem in headphone connector or headphone detect circuit (when headphone is connected, speakers are automatically muted). Measure voltage at HP_DETECT pin, it should be 3.3V.



HEADPHONE OUTPUT



G. STANDBY ON/OFF PROBLEM

Problem: Device cannot boot, TV hangs in standby mode.

There may be a problem about power supply. Check main supplies with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via Teraterm program. These printouts may give a clue about the problem. You can use VGA for Teraterm program connection.


H. NO SIGNAL PROBLEM IN DVB-S/S2 MODE

Problem: No signal or Low signal in DVB-S/S2 mode.

Check signal cables and LNB voltage, if there is no problem, check M88TS6011 (U114) supply voltages; 3V3_VCC_SAT.

If the above measurements are OK, then measure the voltage from the PIN1 of U114.

If the PIN9 voltage is equal to 0V, please check i2c waveforms and software. If the PIN9 voltage is lower than 1V (e.g: 0.8V or 0.3V), change the U114 with a new part.




i. NO SIGNAL PROBLEM IN DVB-T MODE

Problem: No signal or Low signal in DVB-T mode.


Check signal cables and LNB voltage, if there is no problem, check SI2151 (U107) supply voltages; 3V3_TUNER.

If the above measurements are OK, then change the U107 with a new part.

Tuner




3v3_Tuner Decoupling




12. SERVICE MENU SETTINGS


In order to reach service menu, first chose Channel, then press “**MENU**” button, press “**Advanced Options**” then write “**4725**” by using remote controller.

You can see the service menu main screen below. You can check SW releases by using this menu under Diagnostic title. In addition, you can make changes on video settings, audio settings, DAP Parameters etc. using regarding titles. You may also use USB Operations for SW update and update Unique Keys and Configuration files.




Service Menu







TCONLESS/VBYONE SOCKET




IN38




lv8 TCON Level shifter







CHIP CONFIGURATION



* JUST ONE OF THEM SHOULD BE USED




FFGA INTERFACE




USB1&2 2.0


WIFI&BT&LED_IR




TEK USB OPSIYONU ICIN KONNEKTOR

TEK USB OPSIYONU KULLANILMAMIS





1V8_VCC LDO



VESTEL	PROJECT NAME : 17mb185y-rla	A3
CH NAME :CI_EMMC	T. SHT 8	
RAWN BY :<YOUR NAME HERE>	24/05/2022:09:38	

